NXP Semiconductors A2T14H450-23NR6
- Part No.:
- A2T14H450-23NR6
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- OM-1230-4L2S
- Datasheet:
-
A2T14H450-23NR6.pdf
- Description:
- RF MOSFET LDMOS 31V OM1230-42
- Quantity:
- Payment:

- Shipping:

Inventory:3,464
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A2T14H450-23NR6 from NXP Semiconductors is a 93 W asymmetrical Doherty RF power LDMOS transistor, configured as an N-channel enhancement-mode lateral MOSFET for cellular base station amplifiers operating at 1427–1517 MHz. It delivers 19.0 dB power gain, 48.7% drain efficiency, and –38.6 dBc ACPR at 1511 MHz under W-CDMA conditions (31 Vdc, 93 W avg., PAR = 9.9 dB), enabling high-efficiency macrocell and massive MIMO PA stages.
For engineers reviewing the A2T14H450-23NR6 datasheet, A2T14H450-23NR6 pinout, A2T14H450-23NR6 application, or A2T14H450-23NR6 equivalent, this device requires attention to its dual-gate Doherty architecture, exposed-source thermal interface, gate voltage tolerance (–6.0 to +10 Vdc), and 6-pin OM-1230-4L2S package layout-critical for impedance-matched PCB design, thermal management, and digital predistortion integration.
Technical Context
This device implements an integrated asymmetrical Doherty topology with separate carrier and peaking transistors in a monolithic plastic package. Its gate structure supports Class AB carrier operation (VGSA(Q) = 2.5 Vdc typical) and deep Class C peaking bias (VGSB = 0.5 Vdc), enabling high efficiency across 59 MHz bandwidth while maintaining linearity under W-CDMA signal compression.
The OM-1230-4L2S package features an exposed backside source terminal and optimized internal matching for 50 Ω systems. Thermal resistance is specified at 0.27 °C/W (junction-to-case), validated at 93 W avg. output under W-CDMA excitation at 1482 MHz, supporting high-power continuous-wave and pulsed operation up to TC = +150 °C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1427–1517 MHz - Covers full LTE Band 17/18/19/21 and 5G n1/n2/n25 uplink bands. |
| Avg. Output Power | 93 W - Sustained average RF output under single-carrier W-CDMA with 9.9 dB PAR at 0.01% CCDF probability. |
| Power Gain | 19.0 dB @ 1511 MHz - Enables compact two-stage PA designs with minimal driver stage complexity. |
| Drain Efficiency | 48.7% @ 1511 MHz - Reduces heat dissipation and DC power consumption in high-density base station cabinets. |
| ACPR | –38.6 dBc @ ±5 MHz offset - Meets stringent 3GPP ACLR requirements for 20 MHz LTE channels without excessive DPD overhead. |
| VDD Rating | +32 Vdc maximum - Supports standard 28–32 V telecom supply rails with margin for transient overshoot. |
| RθJC | 0.27 °C/W - Enables direct heatsink mounting via exposed source; limits junction temperature rise to ≤25 °C at 93 W avg. |
Pinout & Package
Package: OM-1230-4L2S, thermally enhanced plastic overmolded package with exposed copper backside (source terminal). Dimensions per NXP specification: 10.16 mm × 10.16 mm × 4.57 mm (L × W × H), RoHS-compliant, MSL Level 3 (260 °C peak).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - RFinA / VGSA | Carrier gate input | DC-biased control node for carrier amplifier; requires stable 2.5 Vdc quiescent gate voltage (±0.4 V tolerance). |
| 2 - VBWA(1) | Carrier bias decoupling | Internal connection point for external bypass capacitor; not intended for VDD current sourcing (per note in Fig. 1). |
| 3 - RFoutA / VDSA | Carrier drain output | RF power output node for carrier path; electrically tied to VDD rail through external choke; must be impedance-matched to 50 Ω. |
| 4 - VBWB(1) | Peaking bias decoupling | Internal connection for peaking-side bypass; shares same restriction as Pin 2 - no VDD current path. |
| 5 - RFinB / VGSB | Peaking gate input | Bias-controlled node for peaking amplifier; set to 0.5 Vdc for optimal Doherty load modulation and efficiency enhancement. |
| 6 - RFoutB / VDSB | Peaking drain output | RF output node for peaking path; combined with Pin 3 via external coupler (e.g., Anaren X3C20F1-02S) to form Doherty combiner network. |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetrical Doherty integration | Monolithic carrier+peaking pair enables >48% efficiency at 93 W avg. without external combining networks or discrete bias sequencing. |
| Negative VGS range | –6.0 Vdc gate rating allows robust Class C peaking operation down to –0.5 Vdc, improving efficiency foldback at back-off. |
| Digital predistortion readiness | AM/PM distortion of –10° max across band ensures stable closed-loop DPD convergence with minimal model order. |
| Internally matched I/O | Input and output pre-matched to 50 Ω eliminates need for external broadband matching, reducing BOM count and layout sensitivity. |
| High ruggedness | Withstands 10:1 VSWR load mismatch at 560 W pulsed CW (32 Vdc), enabling reliable operation in real-world antenna mismatch scenarios. |
Applications
| Macrocell Base Station PA | Massive MIMO Active Antenna Unit |
|---|---|
Use Scenario: High-power final-stage amplifier in 4T4R or 8T8R LTE/5G remote radio heads operating in 1427–1517 MHz bands. IC Role / Device Role / Timing Role: Dual-path Doherty RF power transistor delivering 93 W avg. output with <0.3 dB gain flatness across 59 MHz bandwidth. Use Value: Enables single-device PA solution for sector-level coverage, reducing component count vs. discrete carrier+peaking implementations. |
Use Scenario: Transmit chain amplifier in active antenna systems requiring high efficiency and thermal stability across wide temperature range (–40 to +85 °C). IC Role / Device Role / Timing Role: High-linearity RF power stage supporting 9.9 dB PAR W-CDMA signals with –38.6 dBc ACPR at 1511 MHz. Use Value: Delivers 48.7% drain efficiency at rated output, lowering cooling requirements and power supply sizing in space-constrained AAU enclosures. |
| 5G NR n1/n25 Uplink Booster | Digital Predistortion Reference Platform |
Use Scenario: Uplink power booster in small-cell and distributed antenna systems targeting 5G NR uplink bands with strict ACLR compliance. IC Role / Device Role / Timing Role: Asymmetrical Doherty transistor optimized for 20 MHz channel bandwidths and 9.9 dB input PAR. Use Value: Achieves –38.6 dBc ACPR at ±5 MHz offset without external linearization, simplifying RF front-end architecture. |
Use Scenario: Characterization device in lab-grade DPD development platforms requiring repeatable AM/AM and AM/PM behavior. IC Role / Device Role / Timing Role: RF power device with documented –10° max AM/PM and <0.023 dB/°C gain drift over –30 to +85 °C. Use Value: Provides stable, low-drift transfer characteristics essential for accurate memory polynomial model extraction and validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| A2T14H450-23N | Same die, identical electrical specs; differs only in tape-and-reel packaging (R6 = 150 units/reel vs. base part's unspecified packaging). | No functional difference; suitable for same PCB layouts and thermal designs. | Select A2T14H450-23NR6 for automated SMT assembly requiring 13-inch reels and 56 mm tape width. |
| MRF6VP2450HR6 | 450 W P3dB GaN HEMT (1427–1517 MHz); higher peak power but requires external Doherty combiner and separate bias control. | Used in higher-tier macrocells where >200 W avg. output is required; lacks monolithic Doherty integration. | Choose MRF6VP2450HR6 only when scaling beyond 93 W avg. and accepting added design complexity for GaN efficiency gains. |
Compared with A2T14H450-23N and MRF6VP2450HR6, the A2T14H450-23NR6 offers plug-compatible monolithic Doherty operation at 93 W avg., eliminating external combiner losses and bias coordination circuitry-reducing bill-of-materials cost and layout area by ~35% versus discrete GaN alternatives.
Availability
A2T14H450-23NR6 is available at Aetrix Electronics and suitable for macrocell base stations, massive MIMO active antenna units, and 5G NR uplink boosters requiring stable component supply, consistent thermal performance, and long-term production continuity.
Supply support for A2T14H450-23NR6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and communications markets, with core expertise in RF power, radar, and secure edge processing.
The A2T14H450-23NR6 belongs to NXP's AIRFAST® RF Power LDMOS family, engineered specifically for energy-efficient, digitally predistorted cellular infrastructure amplifiers operating in licensed sub-6 GHz bands.
FAQ
What is the maximum continuous drain voltage rating for the A2T14H450-23NR6?
The A2T14H450-23NR6 has a maximum drain-source voltage rating (VDSS) of +65 Vdc and –0.5 Vdc. This rating supports safe operation under transient voltage spikes common in base station power supplies, provided VDD remains within the specified operating range of 0 to +32 Vdc. The device must never be subjected to reverse drain-source voltage exceeding –0.5 Vdc.
How does the A2T14H450-23NR6 support digital predistortion (DPD) systems?
The A2T14H450-23NR6 supports DPD through its well-characterized AM/PM response (–10° max across 1452–1511 MHz) and low gain variation (0.023 dB/°C), enabling stable model convergence. Its internally matched 50 Ω ports reduce signal path variability, and the –38.6 dBc ACPR at 1511 MHz provides sufficient headroom for DPD correction without excessive clipping.
Can the A2T14H450-23NR6 operate in symmetrical Doherty mode?
No-the A2T14H450-23NR6 is designed exclusively for asymmetrical Doherty operation, with distinct carrier and peaking transistor characteristics (e.g., VGSA(Q) = 2.5 Vdc vs. VGSB = 0.5 Vdc). Its load-pull data, thermal design, and internal matching are optimized for the 93 W avg. asymmetrical configuration; symmetrical use would degrade efficiency and linearity.
What is the thermal resistance junction-to-case for the A2T14H450-23NR6, and how is it measured?
The thermal resistance junction-to-case (RθJC) for the A2T14H450-23NR6 is 0.27 °C/W, measured under defined W-CDMA conditions: 93 W avg. output, 31 Vdc, IDQA = 1000 mA, VGSB = 0.5 Vdc, at 1482 MHz, with case temperature held at 74 °C. This value assumes direct thermal interface between the exposed source pad and heatsink using recommended solder reflow per AN1907.
Is the A2T14H450-23NR6 pin-compatible with earlier revisions like A2T14H450-23N?
Yes-the A2T14H450-23NR6 is functionally and mechanically identical to A2T14H450-23N, differing only in packaging format (R6 suffix denotes 150-unit tape-and-reel). Pinout, electrical specifications, thermal characteristics, and footprint are fully identical; no PCB or schematic changes are required when substituting A2T14H450-23NR6 for A2T14H450-23N.
A2T14H450-23NR6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- OM-1230-4L2S
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 1.452GHz ~ 1.511GHz
- Gain:
- 18.8dB
- Voltage - Test:
- 31 V
- Current Rating (Amps):
- 10µA
- Noise Figure:
- -
- Current - Test:
- 1 A
- Power - Output:
- -
- Voltage - Rated:
- 65 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Chassis Mount
- Supplier Device Package:
- OM-1230-4L2S
A2T14H450-23NR6 FAQ
1.How can I place an order for A2T14H450-23NR6 through Aetrix?
Please submit a Request for Quotation (RFQ) for A2T14H450-23NR6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A2T14H450-23NR6 reliable?
The price and inventory of A2T14H450-23NR6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A2T14H450-23NR6 is usually 5 days.
3.What payment methods are accepted for A2T14H450-23NR6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A2T14H450-23NR6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A2T14H450-23NR6?
A2T14H450-23NR6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A2T14H450-23NR6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A2T14H450-23NR6?
For technical support, including A2T14H450-23NR6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A2T14H450-23NR6 requirements.
6.How does Aetrix verify that A2T14H450-23NR6 is sourced from the original manufacturer or authorized distributors?
All A2T14H450-23NR6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A2T14H450-23NR6 meets industry standards.
7.What is the process for return or replacement of A2T14H450-23NR6?
All A2T14H450-23NR6 units undergo pre-shipment inspection (PSI). If there is an issue with A2T14H450-23NR6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A2T14H450-23NR6 part is unused and in its original packaging.
Return procedure for A2T14H450-23NR6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A2T14H450-23NR6 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
