Allegro MicroSystems A3916GESTR-T-1
- Part No.:
- A3916GESTR-T-1
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
A3916GESTR-T-1.pdf
- Description:
- IC MTR DRVR BIPOLR 2.7-15V 20QFN
- Quantity:
- Payment:

- Shipping:

Inventory:10,932
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3916GESTR-T-1 from Allegro MicroSystems is a dual DMOS full-bridge motor driver IC designed for PWM-controlled low-voltage stepper and DC motors, delivering up to 1 A per channel across 2.7–15 V supply range, with integrated charge pump, synchronous rectification, and thermal shutdown-used in compact motion control modules for industrial automation and precision positioning systems.
For engineers reviewing the A3916GESTR-T-1 datasheet, A3916GESTR-T-1 pinout, A3916GESTR-T-1 application, or A3916GESTR-T-1 equivalent, key selection criteria include its 20-pin QFN package with exposed thermal pad, fixed off-time current regulation (20–40 µs), VTRIP = 205 mV, RDS(ON,HS) = 335 mΩ typ., and fault flag signaling for TSD/OCP events.
Technical Context
The A3916GESTR-T-1 implements two independent DMOS H-bridges with internal fixed off-time PWM current control, where peak current is set by external sense resistors (ITRIP(max) ≈ 0.2 V ÷ RSENSE). Each bridge supports forward/reverse/brake/disable states via four logic inputs (IN1–IN4) and includes blanking (tBLANK = 3.1 µs typ.) to suppress false overcurrent detection during switching transients.
It integrates a charge pump for high-side gate drive, synchronous rectification to reduce power dissipation during slow-decay recirculation, and protection circuitry including UVLO (2.6 V threshold), thermal shutdown (TJ1 = 165 °C), and crossover delay (550 ns typ.) to prevent shoot-through. Sleep mode reduces quiescent current to ≤0.5 µA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.7–15 V - supports wide-input battery and regulated rail operation without external regulators |
| Continuous Output Current | 1.0 A per channel - enables driving NEMA 8–11 stepper motors or dual 12 V DC gearmotors |
| RDS(ON) High-Side | 335 mΩ typ. at 25°C - minimizes conduction loss and self-heating under load |
| VTRIP Sense Threshold | 205 mV - sets precise current limit with ±35 mV tolerance, enabling accurate ITRIP = 0.2 V ÷ RSENSE |
| Fixed Off-Time | 30 µs typ. - determines PWM frequency (~33 kHz) and governs average current regulation stability |
| Thermal Resistance θJA | 37 °C/W (4×4 mm QFN) - enables >1 W continuous power dissipation on standard 4-layer PCBs |
| Sleep Mode Current | ≤0.5 µA - allows ultra-low-power standby in portable or energy-sensitive motion systems |
Pinout & Package
The A3916GESTR-T-1 is supplied in a 4 × 4 mm, 20-terminal QFN package (suffix "ES,-1") with an exposed thermal pad for enhanced heat transfer. Pin numbering follows JEDEC MO-220WGGD; terminals 1–10 and 12–20 are functional; pins 11, 17–19 are NC (no internal connection).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Primary return path for logic, charge pump, and motor current; must be low-impedance and thermally coupled to exposed pad |
| SLEEPn (Pin 2) | Active-low enable | Assert low to disable all drivers and internal regulators; wake-up requires ≥1.5 ms stabilization before command issuance |
| IN1–IN4 (Pins 3–6) | H-bridge control inputs | Direct logic-level interface for full-step/½-step stepper sequencing or dual DC motor direction/brake control |
| FAULTn (Pin 7) | Open-drain fault flag | Pulled low on thermal shutdown or overcurrent event; requires external pull-up; released only after SLEEPn toggle or VBB cycle |
| OUT1A/OUT1B (Pins 12/14) | H-Bridge 1 outputs | Drive one winding of a bipolar stepper or one DC motor; rated for 1 A continuous with synchronous rectification |
| OUT2A/OUT2B (Pins 10/13) | H-Bridge 2 outputs | Independent second bridge for second motor winding or second DC motor; fully isolated current sensing and control |
| SENSE1/SENSE2 (Pins 15/9) | Current sense inputs | Accept voltage drop across external sense resistors; 0.5 V absolute max rating; blanked for 3.1 µs during switching |
| VBB (Pin 11) | Motor supply input | High-current path for both bridges; decoupling capacitor required near pin; supports 2.7–15 V with UVLO at 2.6 V |
| VCP (Pin 16) | Charge pump capacitor node | Connects to 0.1 µF ceramic capacitor for high-side gate drive; critical for stable 100% duty-cycle operation |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent DMOS H-bridges | Enables simultaneous control of one stepper motor (bipolar) or two separate DC motors without shared timing constraints |
| Synchronous rectification | Reduces power dissipation by replacing body-diode conduction with active FET conduction during slow-decay current recirculation |
| Integrated charge pump | Eliminates need for external high-voltage bias supply; supports 100% duty-cycle operation and robust high-side gate drive |
| Fixed off-time PWM current control | Provides stable, ripple-free average current regulation without external oscillator or complex loop compensation |
| Thermal shutdown with hysteresis | Disables outputs at 165 °C and re-enables only after die cools to 145 °C, preventing thermal cycling instability |
Applications
| Compact Stepper Positioning Systems | Industrial Dual-Motor Actuators |
|---|---|
|
Use Scenario: Precision open-loop positioning in lab automation stages using NEMA 8 stepper motors with 24 V supply and microstepping controller. IC Role / Device Role / Timing Role: Dual H-bridge driver executing half-step sequences via IN1–IN4; current-limited to 0.8 A per phase using 0.25 Ω sense resistors. Use Value: Enables smooth, low-noise motion with <1% current regulation error and thermal margin up to 105°C ambient. |
Use Scenario: Synchronized linear actuation in packaging machinery using two 12 V brushed DC motors with independent direction and brake control. IC Role / Device Role / Timing Role: Independent bridge control via separate IN1/IN2 and IN3/IN4 pairs; fast decay braking activated by simultaneous high inputs. Use Value: Delivers deterministic stop response (<5 ms) and eliminates external flyback diodes via integrated clamp protection. |
| Portable Medical Pump Drives | Smart Home Motorized Valves |
|
Use Scenario: Battery-powered infusion pump requiring quiet, low-power motor control with sleep-mode battery conservation. IC Role / Device Role / Timing Role: Single-bridge operation (H-Bridge 1 only); sleep mode engaged between dose cycles to reduce system quiescent draw to <1 µA. Use Value: Extends Li-ion battery life by >40% versus non-sleep alternatives while maintaining 1 A peak delivery capability. |
Use Scenario: HVAC zone valve actuation in smart thermostats using 5 V USB-supplied logic and 12 V motor rail. IC Role / Device Role / Timing Role: Full-bridge driver with UVLO monitoring of 12 V rail; FAULTn tied to MCU interrupt for stall detection and safety shutdown. Use Value: Prevents valve jam damage by halting drive within 100 µs of overcurrent detection and reporting via open-drain flag. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual full-bridge motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TB6612FNG | Lower RDS(ON) (280 mΩ), but no integrated charge pump; requires external bootstrap capacitors and higher VCC for high-side drive | Limited to ≤13.5 V motor supply; lacks synchronous rectification and fixed off-time current control | Preferred when board space permits discrete bootstrap design and lower conduction loss is prioritized over integration |
| DRV8833 | Lower current rating (1.5 A peak, 1.2 A continuous), no thermal shutdown hysteresis, and no fault flag output | Not suitable for sustained 1 A loads above 70°C ambient; lacks diagnostic feedback for safety-critical systems | Selected for cost-sensitive consumer devices where thermal margin and diagnostics are secondary to BOM count |
Compared with TB6612FNG and DRV8833, the A3916GESTR-T-1 provides superior thermal management (37 °C/W), integrated diagnostics (FAULTn), and autonomous current regulation-making it optimal for industrial and medical motion systems requiring reliability, compactness, and deterministic fault response.
Availability
A3916GESTR-T-1 is available at Aetrix Electronics and suitable for industrial automation, medical device actuation, and smart home motor control requiring stable component supply, long-term lifecycle support, and consistent thermal performance across temperature extremes.
Supply support for A3916GESTR-T-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based semiconductor company specializing in high-performance magnetic sensing and power ICs for motion control, automotive, and industrial applications.
The A3916 product line delivers highly integrated, thermally robust motor drivers for compact, low-noise, and energy-efficient motion systems-designed specifically for stepper and dual-DC motor control in space-constrained environments.
FAQ
What is the maximum continuous output current per channel for the A3916GESTR-T-1?
The A3916GESTR-T-1 supports 1.0 A continuous output current per channel under typical thermal conditions (TA ≤ 85°C, 4-layer PCB). At 105°C ambient, derating applies per the thermal characteristics table-junction temperature must remain below 150°C. The 4 × 4 mm QFN package's θJA of 37 °C/W enables this rating with proper PCB copper area and thermal vias under the exposed pad.
Does the A3916GESTR-T-1 require external components for basic operation?
Yes-the A3916GESTR-T-1 requires three mandatory external components: a 0.1 µF ceramic capacitor on VCP for charge pump operation, current sense resistors on SENSE1/SENSE2 (typically 0.2–0.5 Ω), and local 100 nF decoupling on VBB. No external clock or PWM generator is needed due to its internal fixed off-time current control architecture.
How does the FAULTn pin behave during overcurrent and thermal events?
The FAULTn pin is an open-drain output pulled low during either thermal shutdown (TJ ≥ 165°C) or overcurrent protection (OCP) activation. For thermal events, FAULTn releases when junction temperature falls below 145°C (165°C − 20°C hysteresis). For OCP, FAULTn remains asserted until SLEEPn is toggled low or the VBB supply is cycled-ensuring persistent fault indication until deliberate recovery.
Can the A3916GESTR-T-1 drive a unipolar stepper motor?
No-the A3916GESTR-T-1 is designed exclusively for bipolar stepper motors (requiring two full-bridge channels per motor) or dual DC motors. It does not support unipolar stepper configurations, which rely on center-tapped windings and single-ended switching. Its IN1–IN4 logic mapping and current-sense architecture assume bidirectional winding current flow.
What is the purpose of the blanking time (tBLANK) in the A3916GESTR-T-1?
The tBLANK period (3.1 µs typ.) disables the current sense comparator output immediately after H-bridge switching to prevent false overcurrent detection caused by reverse recovery currents in internal clamp diodes or transient voltage spikes across the sense resistor. This ensures accurate current regulation during PWM transitions and avoids unnecessary fault triggering.
A3916GESTR-T-1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- Bipolar
- Motor Type - AC, DC:
- Brushed DC
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (4)
- Interface:
- Parallel
- Technology:
- DMOS
- Step Resolution:
- 1, 1/2
- Applications:
- General Purpose
- Current - Output:
- 1A
- Voltage - Supply:
- 2.7V ~ 15V
- Voltage - Load:
- 2.7V ~ 15V
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN-EP (4x4)
A3916GESTR-T-1 FAQ
1.How can I place an order for A3916GESTR-T-1 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3916GESTR-T-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3916GESTR-T-1 reliable?
The price and inventory of A3916GESTR-T-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3916GESTR-T-1 is usually 5 days.
3.What payment methods are accepted for A3916GESTR-T-1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3916GESTR-T-1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3916GESTR-T-1?
A3916GESTR-T-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3916GESTR-T-1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3916GESTR-T-1?
For technical support, including A3916GESTR-T-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3916GESTR-T-1 requirements.
6.How does Aetrix verify that A3916GESTR-T-1 is sourced from the original manufacturer or authorized distributors?
All A3916GESTR-T-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3916GESTR-T-1 meets industry standards.
7.What is the process for return or replacement of A3916GESTR-T-1?
All A3916GESTR-T-1 units undergo pre-shipment inspection (PSI). If there is an issue with A3916GESTR-T-1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3916GESTR-T-1 part is unused and in its original packaging.
Return procedure for A3916GESTR-T-1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3916GESTR-T-1 Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

