Allegro MicroSystems A3932SLD-T
- Part No.:
- A3932SLD-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 38-TFSOP (0.173", 4.40mm Width)
- Datasheet:
-
A3932SLD-T.pdf
- Description:
- IC MOTOR DRIVER 18V-50V 38TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,914
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3932SLD-T from Allegro MicroSystems is a discontinued three-phase N-channel MOSFET gate driver controller for brushless DC motors, featuring 50 V motor supply support, internal 5 V reference (VLCAP), and bootstrap high-side drive with FET monitoring. It implements fixed off-time PWM current control, synchronous rectification, and Hall-sensor-based 120° commutation - used in industrial BLDC motor drives requiring precise torque regulation and thermal protection.
For engineers reviewing the A3932SLD-T datasheet, A3932SLD-T pinout, A3932SLD-T application, or A3932SLD-T equivalent, key selection considerations include its 38-pin TSSOP package, dead-time programmability via DEAD pin, peak current limit set by REF/SENSE, synchronous rectification enable (SR input), and fault diagnostics including short-to-ground detection on SA/SB/SC.
Technical Context
The A3932SLD-T integrates Hall-input commutation logic for 120°-spaced sensors, fixed off-time PWM current regulation (set by RC network), and independent high-side (GHA/GHB/GHC) and low-side (GLA/GLB/GLC) gate drivers with bootstrapped floating supplies. Its internal 5 V regulator (VLCAP) powers logic and bias circuits, while VREG delivers ~13 V for gate drive and bootstrap charging.
Protection architecture includes motor-lead short-to-ground detection (triggered at VDSH ≥ 2.0 V), undervoltage lockout (UVLO = 9.7 V rising), thermal shutdown (TJ = 165°C), and bootstrap charge-current monitoring. Synchronous rectification (enabled by SR = 1) actively switches low-side FETs during PWM off-time to bypass body-diode conduction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Motor Supply Voltage | Up to 50 V - supports wide-range industrial BLDC systems without external step-down |
| VLCAP Reference Output | 5.0 V ±2.5% - stable analog reference for REF/SENSE current-limit circuitry |
| VREG Gate Drive Supply | 13.0 V typical (12.4–13.6 V) - powers high-side bootstrap charge and low-side drivers |
| Peak Gate Drive Current | 100 mA bootstrap charge - ensures rapid capacitor recharge during high-duty-cycle operation |
| Fixed Off-Time Range | 10–50 µs (via RT/CT) - sets current decay duration for precise peak-current limiting |
| Thermal Shutdown Threshold | 165°C with 10°C hysteresis - prevents permanent junction damage during overload |
| Short-to-Ground Detection | 2.0 V threshold on SA/SB/SC - latched fault cleared per commutation cycle |
Pinout & Package
Package: 38-pin TSSOP (suffix LD), 0.5 mm pitch, JEDEC MO-153 BD-1 compliant, RθJA = 51°C/W on four-layer PCB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SA/SB/SC | Motor phase outputs & bootstrap return | Direct connection to motor windings; negative reference for high-side gate drivers |
| GHA/GHB/GHC | High-side gate drive outputs | Drive gates of external N-channel high-side MOSFETs using bootstrapped voltage |
| GLA/GLB/GLC | Low-side gate drive outputs | Drive gates of external N-channel low-side MOSFETs referenced to PGND |
| CA/CB/CC | Bootstrap capacitor positive terminals | Supply nodes for floating high-side gate drivers; charged when associated Sx is low |
| REF / SENSE | Current limit reference & sense inputs | Set IPEAK = VREF/RSENSE; SENSE monitors shunt voltage during on-time |
| RC | Fixed off-time timing input | External RC network (RT/CT) sets PWM off-duration for current decay |
| DEAD | Dead time adjustment | Resistor to LCAP sets 100 ns–5.5 µs delay between high/low-side switching to prevent shoot-through |
| H1/H2/H3 | Hall sensor inputs | 120°-spaced digital inputs for rotor position; invalid codes (000/111) trigger FAULT |
| FAULT / TACH | Open-drain diagnostic outputs | FAULT signals UVLO, thermal, Hall error, or short-to-ground; TACH pulses per Hall transition |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification (SR input) | Enables active low-side FET turn-on during PWM off-time to replace body-diode conduction, reducing power loss and eliminating need for clamp diodes |
| Selectable fast/slow current decay (MODE input) | Fast decay (MODE = 0) turns off both high- and low-side FETs; slow decay (MODE = 1) turns off only high-side - controls torque ripple and acoustic noise |
| Adjustable dead time (DEAD pin) | Resistor-programmable delay (100 ns–5.5 µs) prevents cross-conduction in external MOSFET bridge under varying gate charge and layout conditions |
| Integrated 5 V reference (VLCAP) | Stable ±2.5% output powers logic, FAULT/TACH pull-ups, and DEAD/RC bias networks - eliminates external LDO |
| Motor lead short-to-ground protection | Detects >2.0 V drop across high-side FET during conduction; fault is latched but auto-cleared each commutation - enables stall recovery without reset |
| Brake input (BRAKE) | Active-low signal forces all low-side FETs on and high-side FETs off to short motor phases - provides dynamic braking proportional to BEMF |
Applications
| Industrial BLDC Fan Control | Automotive HVAC Blower Drive |
|---|---|
Use Scenario: Constant-airflow ventilation system in factory automation requiring speed stability under variable static pressure. IC Role / Device Role / Timing Role: Three-phase gate driver controller managing Hall-commutated BLDC motor; regulates torque via REF-set current limit and PWM speed command. Use Value: Synchronous rectification reduces MOSFET conduction loss by ~30% vs. body-diode decay, enabling smaller heatsinks in enclosed enclosures. |
Use Scenario: Climate control blower in passenger vehicle cabin, operating from 12 V battery with transient immunity requirements. IC Role / Device Role / Timing Role: Motor controller interfacing to Hall sensors and microcontroller; uses VREG = VBB configuration for 12 V systems with UVLO validation. Use Value: Undervoltage lockout (9.7 V rising) prevents erratic commutation during cold-crank battery dips, ensuring reliable startup. |
| Medical Infusion Pump Drive | Power Tool Motor Controller |
Use Scenario: Precision fluid delivery system requiring smooth torque response and fault-safe shutdown on motor stall. IC Role / Device Role / Timing Role: Safety-critical BLDC driver with short-to-ground detection on SA/SB/SC and thermal shutdown at 165°C. Use Value: Latched short-to-ground fault clears automatically at next commutation, allowing immediate restart after transient obstruction - no manual reset needed. |
Use Scenario: Cordless drill with high-torque, variable-speed BLDC motor powered by 18–24 V Li-ion pack. IC Role / Device Role / Timing Role: High-current gate driver supporting 50 V supply; uses BRAKE input for rapid mechanical stop and MODE-selectable decay for torque control. Use Value: 100 mA bootstrap charge current sustains gate drive during 100% duty cycle operation, preventing high-side FET dropout under sustained load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase MOSFET controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| A3938SLDTR-T | Successor IC with enhanced ESD rating, lower quiescent current (5.5 mA vs. 8.0 mA), and improved thermal shutdown hysteresis (15°C vs. 10°C) | Pin-compatible replacement with identical 38-pin TSSOP footprint and functionally identical pin mapping | Recommended for new designs; supports same Hall commutation, synchronous rectification, and current control architecture |
| MP6532GQ-Z | Monolithic 3-phase gate driver (no external MOSFETs required); integrates 200 V half-bridge drivers; lacks Hall input logic and requires external MCU for commutation | Targeted at space-constrained applications where integration outweighs need for Hall sensor interface | Only suitable where Hall-based commutation is replaced by MCU-driven six-step sequencing |
Compared with A3932SLD-T, A3938SLDTR-T offers direct functional continuity and layout compatibility for legacy designs, while MP6532GQ-Z shifts system architecture toward MCU-controlled monolithic drive - requiring redesign of commutation logic and firmware.
Availability
A3932SLD-T is available at Aetrix Electronics and suitable for industrial BLDC fan control, automotive HVAC blower drive, medical infusion pump drive, and power tool motor controller applications requiring stable component supply despite end-of-life status.
Supply support for A3932SLD-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer of high-performance magnetic sensing and power ICs, specializing in motion control, current sensing, and motor driver solutions for automotive and industrial markets.
The A3932 product line was developed specifically for cost-sensitive, Hall-commutated BLDC motor systems requiring integrated gate drive, current regulation, and robust fault protection - targeting applications from appliances to power tools.
FAQ
Is A3932SLD-T still in production?
No, A3932SLD-T is a discontinued product. Allegro MicroSystems ceased production effective June 1, 2016. It is not recommended for new designs. A3932SLD-T remains available through authorized distributors for legacy system repair and continuity, but samples are no longer provided. Customers should migrate to A3938SLDTR-T for new projects.
What is the function of the DEAD pin on A3932SLD-T?
The DEAD pin on A3932SLD-T sets dead time between high-side and low-side MOSFET switching using an external resistor to LCAP. This prevents shoot-through by enforcing a minimum delay (100 ns to 5.5 µs) during transitions. The value directly impacts reliability in high-current BLDC bridges - undersized dead time risks cross-conduction, while oversized values reduce efficiency.
Can A3932SLD-T drive P-channel high-side MOSFETs?
No, A3932SLD-T is designed exclusively for N-channel high-side MOSFETs using bootstrap gate drive. Its GHA/GHB/GHC outputs deliver positive voltage relative to CA/CB/CC (not ground), requiring floating supplies generated by external bootstrap capacitors. Driving P-channel devices would require inverted logic and non-bootstrapped level shifting, which A3932SLD-T does not support.
How does synchronous rectification work in A3932SLD-T?
In A3932SLD-T, synchronous rectification (enabled by SR = 1) activates appropriate low-side FETs during PWM off-time to conduct recirculating current instead of relying on power MOSFET body diodes. This reduces conduction loss and heat generation. The A3932SLD-T's MODE input further selects fast decay (both FETs off) or slow decay (only high-side off) to tailor current decay behavior.
What fault conditions trigger the FAULT output on A3932SLD-T?
The FAULT output on A3932SLD-T goes active-low for four confirmed conditions: (1) invalid Hall code (000 or 111), (2) VREG undervoltage (<9.7 V), (3) junction temperature exceeding 165°C, or (4) motor lead short-to-ground detected on SA/SB/SC. Short-to-ground faults are latched per phase but auto-clear at each commutation; other faults require RESET assertion to clear.
A3932SLD-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 38-TFSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Controller - Commutation, Direction Management
- Output Configuration:
- Pre-Driver - Half Bridge (3)
- Interface:
- Parallel, PWM
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- -
- Voltage - Supply:
- 18V ~ 50V
- Voltage - Load:
- -
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 38-TSSOP
A3932SLD-T FAQ
1.How can I place an order for A3932SLD-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A3932SLD-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3932SLD-T reliable?
The price and inventory of A3932SLD-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3932SLD-T is usually 5 days.
3.What payment methods are accepted for A3932SLD-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3932SLD-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3932SLD-T?
A3932SLD-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3932SLD-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3932SLD-T?
For technical support, including A3932SLD-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3932SLD-T requirements.
6.How does Aetrix verify that A3932SLD-T is sourced from the original manufacturer or authorized distributors?
All A3932SLD-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3932SLD-T meets industry standards.
7.What is the process for return or replacement of A3932SLD-T?
All A3932SLD-T units undergo pre-shipment inspection (PSI). If there is an issue with A3932SLD-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3932SLD-T part is unused and in its original packaging.
Return procedure for A3932SLD-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3932SLD-T Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
