Allegro MicroSystems A3936SED-T
- Part No.:
- A3936SED-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 44-LCC (J-Lead)
- Datasheet:
-
A3936SED-T.pdf
- Description:
- IC MOTOR DRIVER 3V-5.5V 44PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:3,904
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3936SED-T from Allegro MicroSystems is a three-phase brushless DC motor driver IC with ±3 A peak output current, 50 V operating voltage, and integrated PWM current control with configurable slow/fast/mixed decay modes. It features synchronous rectification, thermal shutdown with hysteresis, crossover-current protection, and tachometer output - used in closed-loop speed-controlled BLDC motor systems for industrial automation and precision motion control.
For engineers reviewing the A3936SED-T datasheet, A3936SED-T pinout, A3936SED-T application, or A3936SED-T equivalent, key selection criteria include its 44-pin PLCC package with fused ground leads, fixed off-time PWM timing (typically 24 µs), Hall sensor interface compatibility, and absence of required power-up sequencing.
Technical Context
The A3936SED-T implements a DMOS-based three-phase H-bridge with independent source/sink drivers, each rated for ±3 A peak current and featuring low RDS(on) (0.55 Ω source / 0.35 Ω sink). Its internal oscillator (3.4–4.6 MHz, set by external 51 kΩ resistor) drives a fixed off-time PWM controller that regulates motor winding current via VREF and sense resistor feedback.
Commutation logic accepts six Hall sensor inputs (HA±, HB±, HC±) to determine rotor position and drive sequence; decay mode is selected via PFD1/PFD2 pins (0–100% fast decay), while SR pin enables synchronous rectification to replace body-diode conduction during current recirculation - reducing power dissipation and eliminating need for external Schottky diodes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | ±3 A peak - supports medium-power BLDC motors up to ~150 W at 50 V with appropriate heatsinking |
| Supply Voltage | 9–50 V load supply (VBB) - compatible with 12 V, 24 V, and 48 V industrial bus rails |
| RDS(on) | 0.55 Ω (source), 0.35 Ω (sink) - limits conduction loss to <1.7 W per phase at 3 A RMS |
| PWM Off-Time | Fixed 24 µs (typ.) - sets minimum current regulation frequency and decay timing resolution |
| Tach Output | Open-collector toggle on each Hall transition - provides direct RPM feedback without external conditioning |
| Thermal Shutdown | 165 °C junction temperature with 15 °C hysteresis - prevents latch-up during overload or poor thermal design |
| UVLO Threshold | 2.45–2.95 V rising VDD - ensures stable logic operation before enabling outputs |
Pinout & Package
The A3936SED-T is housed in a 44-pin plastic leaded chip carrier (PLCC) with internally fused ground leads (three per side) connected to the exposed power ground tab (Pin 44). These fused leads are at GND potential and require no electrical isolation, enhancing thermal performance in high-current applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1,2,11,12,13,22,23,24,33,34,35,44) | Power and signal ground reference | Multiple low-inductance ground paths reduce noise coupling and improve thermal dissipation via fused leads |
| HA±, HB±, HC± (Pins 3–8) | Hall effect sensor interface inputs | Differential Hall inputs support 120° commutation; common-mode range 0.3–2.5 V enables direct connection to analog Hall sensors |
| OUTA/OUTB/OUTC (Pins 17,21,28) | DMOS H-bridge phase outputs | Each drives one motor phase; capable of ±3 A peak into inductive loads with internal shoot-through protection |
| VBB1/VBB2 (Pins 19,26) | Motor supply input terminals | Dual VBB pins reduce trace resistance and inductance - critical for minimizing voltage spikes during switching |
| SENSE (Pin 15) | Current sense node | Connects to low-side sense resistor; trip threshold determined by VREF/(10×RSENSE) |
| SR (Pin 16) | Synchronous rectification enable | High = activates low-RDS(on) MOSFETs during decay to replace body diodes - cuts conduction loss by >50% |
| TACH (Pin 27) | Open-collector speed feedback | Outputs logic-low pulse on each Hall transition - directly interfaces with microcontroller timers or optocouplers |
| SLEEP (Pin 32) | Low-power standby control | Asserting low disables all circuitry except UVLO, reducing IDD to ≤20 µA - suitable for battery-powered idle states |
Key Features
| Feature | Design Value |
|---|---|
| Configurable current-decay modes | Slow/fast/mixed decay via PFD1/PFD2 pins - enables precise torque ripple and acoustic noise optimization across speed ranges |
| Integrated charge pump & regulator | VCP and VREG pins generate gate-drive voltages above VBB - eliminates need for external high-side bootstrap circuits |
| Hall-commutated 120° sequencing | Built-in commutation logic accepts raw Hall signals - removes requirement for external microcontroller-based commutation firmware |
| Brake function | BRAKE pin forces all sink drivers ON - provides rapid motor stopping by shorting BEMF, independent of current regulation |
| UVLO and thermal fault protection | Independent monitoring of VDD, VCP, VREG, and junction temperature - disables outputs within microseconds upon fault detection |
Applications
| Industrial Conveyor Systems | Medical Infusion Pumps |
|---|---|
Use Scenario: Precise speed and torque control of belt-driven conveyors handling variable loads in packaging lines. IC Role / Device Role / Timing Role: Three-phase BLDC motor driver with Hall-based commutation and tach feedback for closed-loop RPM regulation. Use Value: Fixed off-time PWM and synchronous rectification maintain consistent torque at low speeds (<100 RPM) while minimizing heat generation in enclosed enclosures. | Use Scenario: Silent, vibration-free motor actuation in portable IV pumps requiring accurate flow rate control over extended battery life. IC Role / Device Role / Timing Role: Integrated motor driver with SLEEP mode and low quiescent current enabling <20 µA standby draw between dose cycles. Use Value: Mixed-decay mode reduces audible motor whine; tach output enables real-time flow calibration without additional sensors. |
| Automated Guided Vehicles (AGVs) | Lab Automation Robotics |
Use Scenario: Dual-motor steering and drive control in battery-powered AGVs navigating dynamic warehouse environments. IC Role / Device Role / Timing Role: High-voltage (up to 50 V) motor driver with brake function for emergency stop and regenerative braking coordination. Use Value: BRAKE pin activation shorts motor phases to dissipate kinetic energy rapidly - complements software-controlled deceleration without exceeding ±3 A device limits. | Use Scenario: Multi-axis positioning stages in DNA sequencers requiring repeatable micro-step accuracy and minimal EMI. IC Role / Device Role / Timing Role: Hall-commutated BLDC driver with low-noise PWM blanking (BLANK pin) to reject switching transients during position sensing. Use Value: PWM blank timer (6–12/fOSC) prevents false current-limit triggering from diode reverse recovery spikes - ensuring stable commutation at 20 kHz PWM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase BLDC motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STSPIN32F0A | Integrated 32-bit ARM Cortex-M0 MCU + gate drivers; requires external MOSFETs; no built-in Hall interface | Supports field-oriented control (FOC); lacks native Hall commutation logic and tach output | Choose when advanced control algorithms (e.g., FOC) are needed and external MOSFETs are acceptable |
| DRV8313 | 3-A, 60-V three-phase driver with SPI interface; no integrated Hall logic or tach output; uses external current sense amplifiers | Requires external microcontroller for commutation; supports programmable decay modes via register writes | Choose when digital configurability (e.g., dynamic decay adjustment) and higher voltage margin (60 V) are prioritized over Hall integration |
Compared with STSPIN32F0A and DRV8313, the A3936SED-T delivers turnkey Hall-based commutation and analog tach feedback in a single IC - reducing BOM count and firmware complexity for cost-sensitive, sensor-based BLDC systems where FOC is not required.
Availability
A3936SED-T is available at Aetrix Electronics and suitable for industrial conveyor systems, medical infusion pumps, automated guided vehicles (AGVs), and lab automation robotics requiring stable component supply, Pb-free compliance, and long-term production continuity.
Supply support for A3936SED-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a global leader in magnetic sensing and power IC design, specializing in high-reliability semiconductor solutions for motion control, power management, and sensing applications.
The A3936 product line was engineered specifically for cost-effective, Hall-sensor-based three-phase BLDC motor control in industrial and medical equipment - emphasizing integrated protection, thermal robustness, and simplified system-level design.
FAQ
What is the maximum continuous motor supply voltage supported by the A3936SED-T?
The A3936SED-T supports a continuous motor supply voltage (VBB) of up to 50 V, with absolute maximum rating also at 50 V. Operation at this voltage requires adherence to thermal limits - junction temperature must not exceed +150 °C under any duty cycle or ambient condition. Derating is necessary above +85 °C ambient, and proper heatsinking via the fused ground leads is essential at full 50 V/±3 A operation.
Does the A3936SED-T require external MOSFETs, or are they integrated?
The A3936SED-T integrates DMOS power MOSFETs for all six phases of the three-phase H-bridge - no external MOSFETs are required. Each output stage includes matched source and sink drivers with specified RDS(on) (0.55 Ω source, 0.35 Ω sink) and built-in protection against cross-conduction, thermal overload, and undervoltage conditions.
How does the tachometer output on the A3936SED-T function, and what load can it drive?
The TACH pin (Pin 27) is an open-collector output that toggles low on every Hall sensor transition - providing a pulse-per-commutation event. It can sink ≥500 µA at ≤0.5 V saturation, allowing direct interface with 3.3 V or 5 V microcontroller inputs using a pull-up resistor (typically 4.7–10 kΩ). No external buffering is needed for standard logic-level speed feedback.
Can the A3936SED-T operate without external Hall sensors?
No - the A3936SED-T requires six differential Hall sensor inputs (HA±, HB±, HC±) for commutation and cannot operate in sensorless mode. Its internal logic is hardwired for 120° Hall-based sequencing; there is no provision for back-EMF sensing, encoder interfacing, or microcontroller-driven trapezoidal control without Hall inputs.
What is the purpose of the fused ground leads in the A3936SED-T PLCC package?
The fused ground leads (Pins 1,2,11,12,13,22,23,24,33,34,35,44 plus the exposed tab at Pin 44) provide low-thermal-resistance paths from the die to the PCB ground plane. They are electrically tied to GND and require no isolation - enabling efficient heat transfer during ±3 A peak operation, especially critical in compact industrial motor drive modules.
A3936SED-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 44-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (3)
- Interface:
- Parallel
- Technology:
- DMOS
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- 3A
- Voltage - Supply:
- 3V ~ 5.5V
- Voltage - Load:
- 9V ~ 50V
- Operating Temperature:
- -20°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-PLCC (16.59x16.59)
A3936SED-T FAQ
1.How can I place an order for A3936SED-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A3936SED-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3936SED-T reliable?
The price and inventory of A3936SED-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3936SED-T is usually 5 days.
3.What payment methods are accepted for A3936SED-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3936SED-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3936SED-T?
A3936SED-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3936SED-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3936SED-T?
For technical support, including A3936SED-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3936SED-T requirements.
6.How does Aetrix verify that A3936SED-T is sourced from the original manufacturer or authorized distributors?
All A3936SED-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3936SED-T meets industry standards.
7.What is the process for return or replacement of A3936SED-T?
All A3936SED-T units undergo pre-shipment inspection (PSI). If there is an issue with A3936SED-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3936SED-T part is unused and in its original packaging.
Return procedure for A3936SED-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3936SED-T Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

.jpg)