Allegro MicroSystems A3958SLB-T
- Part No.:
- A3958SLB-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
A3958SLB-T.pdf
- Description:
- IC MOTOR DRIVER 4.5V-5.5V 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,249
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3958SLB-T from Allegro MicroSystems is a DMOS full-bridge PWM motor driver IC designed for bidirectional DC motor control with programmable current regulation. It delivers ±2 A continuous output current at up to 50 V supply voltage, supports serial-programmable slow/fast/mixed current-decay modes, and integrates synchronous rectification to reduce power dissipation in H-bridge motor drive applications such as industrial actuators and precision positioning systems.
For engineers reviewing the A3958SLB-T datasheet, A3958SLB-T pinout, A3958SLB-T application, or A3958SLB-T equivalent, key selection criteria include its 24-pin SOICW package with internally fused pins, fixed-off-time PWM timing architecture, 270 mΩ typical rDS(on), thermal shutdown at 165°C, and 3-wire serial interface (CLOCK/DATA/STROBE) for real-time decay-mode and blank-time configuration.
Technical Context
The A3958SLB-T implements a fixed-off-time PWM current-control architecture with programmable blank time (4–24/fOSC) and off-time (1.75–63.75 μs at 4 MHz), enabling precise motor winding current regulation via external sense resistor and VREF. Its serial interface configures decay mode (slow/mixed/fast), synchronous rectification (active/passive/disabled), and sleep mode-directly affecting recirculation path efficiency and braking behavior.
Internally, it integrates charge pump (CP/CP1/CP2) for high-side gate drive, VREG regulator for sink-side drivers, and fault protection including UVLO (4.2 V enable threshold), thermal shutdown (165°C, 15°C hysteresis), and crossover-current protection. All power pins operate at ground potential, eliminating need for electrical isolation in PCB layout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | ±2 A continuous - supports medium-power DC motors without external heatsinking under typical ambient conditions. |
| Supply Voltage | 20–50 V load supply (VBB) - compatible with 24 V and 48 V industrial motor systems. |
| rDS(on) | 270 mΩ typical (source/sink) - reduces conduction loss and thermal stress during PWM on-time. |
| PWM Timing | Programmable fixed off-time (1.75–63.75 μs) and blank time (4–24/fOSC) - enables stable current regulation across varying motor inductance and speed. |
| Thermal Shutdown | 165°C junction temperature with 15°C hysteresis - protects against sustained overload or poor heatsinking without latch-up. |
| Serial Interface | 3-wire CLOCK/DATA/STROBE - allows runtime reconfiguration of decay mode, sync rect, and sleep without MCU GPIO overhead. |
| Logic Supply | 4.5–5.5 V (VDD) - interfaces directly with standard 5 V microcontrollers and logic families. |
Pinout & Package
Package: 24-pin SOICW (suffix 'LB') with internally fused pins 6/7 and 18/19; lead-free, 100% matte tin leadframe; RθJA = 77°C/W (minimal copper).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CP, CP1, CP2 | Charge pump terminals | CP1/CP2 connect 0.22 μF ceramic capacitor for gate-boost generation; CP connects 0.22 μF reservoir to VBB - essential for reliable high-side DMOS turn-on. |
| VREG | Regulator decoupling | Requires 0.22 μF capacitor to ground - powers sink-side drivers; fault monitoring disables outputs if VREG drops. |
| OUTA / OUTB | H-bridge output terminals | Direct connection points to motor leads; low-impedance DMOS outputs support bidirectional current flow up to ±2 A. |
| SENSE | Current-sense input | Connects to low-side sense resistor (RS); internal comparator uses VREF/5RS or VREF/10RS to set ITRIP - determines motor current limit. |
| PHASE / ENABLE | Direction & enable control | PHASE sets motor polarity (forward/reverse); ENABLE enables/disables bridge or triggers external PWM chopping - both configurable via serial port bits D15/D14. |
| DATA / CLOCK / STROBE | Serial interface inputs | 3-wire interface clocks in 20-bit register (D0–D19) on rising CLOCK edge; STROBE rising edge latches data - enables dynamic decay-mode tuning. |
| VBB / GROUND | Power and return paths | VBB supplies motor current (20–50 V); all GROUND pins (6,7,18,19) are at common potential - no isolation required, but dedicated low-impedance ground plane is critical. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable current-decay modes | Slow, fast, or mixed decay selected via serial port - optimizes torque ripple, acoustic noise, and braking response per motor type. |
| Synchronous rectification | Configurable active/passive mode or disabled - replaces lossy body diodes with low-rDS(on) DMOS paths, cutting recirculation losses by >40% vs. passive decay. |
| Internal fault protection | UVLO (4.2 V), thermal shutdown (165°C), and crossover-current detection - eliminates need for external watchdog or current-limiting circuitry. |
| Fixed-off-time PWM architecture | Off-time and blank time fully programmable via serial interface - maintains stable current regulation across wide duty-cycle and temperature ranges. |
| Ground-referenced power pins | All VBB and GROUND pins at 0 V potential - simplifies PCB layout, removes need for isolated power planes or level-shifters in high-current paths. |
Applications
| Industrial Actuators | Medical Pump Drives |
|---|---|
Use Scenario: Precision linear actuation in valve positioners and robotic grippers requiring smooth bidirectional motion and stall-tolerant current limiting. IC Role / Device Role / Timing Role: Full-bridge PWM motor driver with serial-configurable decay mode and ±2 A current capability - regulates winding current independent of back-EMF during start/stop transitions. Use Value: Mixed-decay mode minimizes torque ripple at low speeds; synchronous rectification reduces heat rise in enclosed housings, extending service life. |
Use Scenario: Peristaltic and syringe pump control in infusion systems where silent operation, repeatable flow accuracy, and fail-safe current limiting are mandatory. IC Role / Device Role / Timing Role: Current-regulated H-bridge driver with programmable blank time and thermal shutdown - prevents false trip during transient startup currents while maintaining microstep-equivalent resolution. Use Value: Active synchronous rectification mode eliminates reverse current during zero-crossing, ensuring consistent flow direction and reducing audible coil whine. |
| Automated Test Equipment | Lab Instrument Positioning |
Use Scenario: High-reliability DC motor control in semiconductor handler stages and probe station XYZ axes, operating continuously across 0–85°C ambient range. IC Role / Device Role / Timing Role: Motor driver with integrated VREG, charge pump, and 165°C thermal cutoff - sustains rated current without external regulators or gate drivers under variable load inertia. Use Value: Serial interface allows runtime adjustment of off-time to compensate for winding temperature drift, preserving current accuracy over extended test cycles. |
Use Scenario: Compact optical stage movement in spectrometers and confocal microscopes where board space is constrained and EMI must be minimized. IC Role / Device Role / Timing Role: SOICW-packaged full-bridge driver with ground-referenced power pins and minimal external components - enables dense, low-noise motor control on multi-layer instrument PCBs. Use Value: Internally fused pins (6/7, 18/19) improve mechanical robustness during reflow; 77°C/W thermal resistance supports convection-cooled designs without heatsinks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar full-bridge PWM motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TB6612FNG | 2-channel H-bridge, 1.2 A per channel, no serial interface, fixed decay mode only. | Limited to lower-current, simpler control systems without dynamic decay tuning or current-sense feedback integration. | Choose when cost and footprint are prioritized over programmable current regulation and thermal resilience. |
| DRV8876N | Single H-bridge, 3.6 A peak, SPI interface, integrated current sense amplifier, no charge pump. | Supports higher peak current and closed-loop sensing but lacks dual-output flexibility and requires external gate drive for high-side switching above 5 V. | Prefer when system-level current monitoring and higher peak torque are needed, and board space permits discrete gate drive design. |
Compared with TB6612FNG and DRV8876N, the A3958SLB-T uniquely combines ±2 A continuous rating, serial-programmable decay modes, integrated charge pump for 50 V operation, and ground-referenced power architecture - making it optimal for thermally constrained, medium-power industrial motion systems requiring field-configurable motor dynamics.
Availability
A3958SLB-T is available at Aetrix Electronics and suitable for industrial actuators, medical pump drives, automated test equipment, and lab instrument positioning requiring stable component supply and long-term lifecycle support.
Supply support for A3958SLB-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer of high-performance magnetic sensing and power IC solutions, specializing in motion control, current sensing, and motor driver technology since 1989.
The A3958 product line was developed specifically for robust, programmable DC motor control in industrial and medical applications where thermal resilience, current accuracy, and flexible decay-mode tuning are critical system requirements.
FAQ
What is the maximum continuous output current supported by the A3958SLB-T?
The A3958SLB-T supports ±2 A continuous output current under specified thermal conditions (TA = 25°C, adequate PCB copper). This rating assumes proper heatsinking and adherence to the 77°C/W junction-to-ambient thermal resistance for the SOICW package. Exceeding this current without derating risks thermal shutdown activation at 165°C junction temperature.
Does the A3958SLB-T require an external oscillator, or does it include an internal clock source?
The A3958SLB-T requires an external square-wave oscillator signal applied to the OSC pin (pin 5 in SOICW), with frequency ranging from 2.9 to 6.1 MHz. It does not contain an internal oscillator; the external clock directly sets PWM timing resolution, blank time, and off-time intervals via the formula toff = (8[1 + N]/fOSC) − 1/fOSC.
How does synchronous rectification function in the A3958SLB-T, and how is it configured?
In the A3958SLB-T, synchronous rectification replaces lossy body-diode conduction during current decay with low-rDS(on) DMOS paths. It is configured via serial port bits D11 (mode: active/passive) and D12 (enable/disable), allowing optimization for torque ripple, braking efficiency, or reverse-current suppression - all without changing hardware.
Can the A3958SLB-T be used with a 3.3 V microcontroller for its serial interface and logic inputs?
No - the A3958SLB-T logic supply (VDD) requires 4.5–5.5 V, and its digital inputs (PHASE, ENABLE, DATA, CLOCK, STROBE, MODE, RANGE, OSC) are TTL/CMOS-compatible with VDD = 5 V. Driving inputs from a 3.3 V MCU requires level-shifting circuitry to meet the VIN(1) ≥ 2.0 V and VIN(0) ≤ 0.8 V thresholds under all operating conditions.
What protection features are integrated into the A3958SLB-T, and how do they respond to fault conditions?
The A3958SLB-T integrates UVLO (disables drivers below 4.2 V VDD), thermal shutdown (turns off all outputs at 165°C, re-enables after 15°C hysteresis), and crossover-current protection (prevents shoot-through during switching transitions). All faults disable outputs until cleared - no latch-up occurs, and serial register contents persist across UVLO events.
A3958SLB-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushed DC
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (2)
- Interface:
- Serial
- Technology:
- DMOS
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- 2A
- Voltage - Supply:
- 4.5V ~ 5.5V
- Voltage - Load:
- 20V ~ 50V
- Operating Temperature:
- -20°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
A3958SLB-T FAQ
1.How can I place an order for A3958SLB-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A3958SLB-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3958SLB-T reliable?
The price and inventory of A3958SLB-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3958SLB-T is usually 5 days.
3.What payment methods are accepted for A3958SLB-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3958SLB-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3958SLB-T?
A3958SLB-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3958SLB-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3958SLB-T?
For technical support, including A3958SLB-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3958SLB-T requirements.
6.How does Aetrix verify that A3958SLB-T is sourced from the original manufacturer or authorized distributors?
All A3958SLB-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3958SLB-T meets industry standards.
7.What is the process for return or replacement of A3958SLB-T?
All A3958SLB-T units undergo pre-shipment inspection (PSI). If there is an issue with A3958SLB-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3958SLB-T part is unused and in its original packaging.
Return procedure for A3958SLB-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3958SLB-T Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

