Allegro MicroSystems A3984SLPTR
- Part No.:
- A3984SLPTR
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
A3984SLPTR.pdf
- Description:
- IC MTR DRV BIPOLR 3-5.5V 24TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,357
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3984SLPTR from Allegro MicroSystems is a DMOS bipolar stepper motor driver IC with integrated step translator, supporting full-, half-, quarter-, and sixteenth-step modes, 35 V load supply, ±2 A output current, and automatic mixed/slow decay selection for reduced audible noise and improved microstep accuracy in motion control systems.
For engineers reviewing the A3984SLPTR datasheet, A3984SLPTR pinout, A3984SLPTR application, or A3984SLPTR equivalent, this page delivers verified technical context, real-world design meaning of key specs, validated pin functions, and two confirmed alternative parts for motion control subsystems requiring compact, self-contained microstepping drive.
Technical Context
The A3984SLPTR integrates a digital translator that converts STEP/DIR inputs into precise phase current waveforms without external sequencing logic. Its fixed off-time PWM current regulation uses external ROSC (25 kΩ typical) to set tOFF ≈ 30 µs and internal DACs to scale ITRIP from 0% to 100% of ITRIPMAX in 256 steps per phase.
Each of the two DMOS full-bridges features synchronous rectification, blanking (tBLANK ≈ 1 µs), and crossover-current protection. Decay mode-Slow or Mixed (31.25% fast + 68.75% slow)-is selected automatically per step based on DAC output direction, minimizing back-EMF distortion and power dissipation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Drive | ±2 A per bridge at ≤35 V VBB; supports NEMA 17–23 bipolar stepper motors with up to 1.8° resolution. |
| Microstep Resolution | Full/half/quarter/sixteenth-step via MS1/MS2 logic; enables 0.1125° mechanical step angle with 1.8° motor. |
| Current Regulation | Fixed off-time PWM (tOFF = 20–40 µs); trip threshold set by VREF (0–4 V) and sense resistor (ITRIPMAX = VREF/(8×RS)). |
| Decay Control | Automatic selection between Slow and Mixed decay per step; reduces current waveform distortion and audible motor whine. |
| Thermal Protection | Thermal shutdown at TJ = 165°C with 15°C hysteresis; RθJA = 28°C/W on 4-layer PCB ensures stable operation at ≥2 W dissipation. |
| Logic Interface | 3.0–5.5 V VDD; STEP pulse width ≥1 µs; DIR/MS1/MS2/RESET all TTL/CMOS compatible with 150–500 mV hysteresis. |
| Package | 24-pin TSSOP-LP with exposed thermal pad; 1.2 mm max height; lead-free, matte tin plating; requires thermal vias for >1.5 A continuous operation. |
Pinout & Package
Package: 24-pin TSSOP with exposed thermal pad (LP suffix), 0.65 mm pitch, 7.8 × 4.4 mm body, 1.2 mm max height. Thermal pad must be soldered to PCB ground plane with ≥4 thermal vias (0.3 mm diameter) for reliable 2 A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CP1, CP2 | Charge pump capacitor terminals | Generate gate voltage > VBB for high-side DMOS; require 0.1 µF ceramic capacitor between them. |
| VCP | Charge pump reservoir | Stabilizes high-side gate drive; requires 0.1 µF ceramic cap to VBB. |
| VREG | Internal regulator output | Powers low-side DMOS gates; requires 0.22 µF decoupling to GND. |
| MS1, MS2 | Microstep resolution select | Set step mode (L/L = full, H/H = sixteenth); MS2 has 50 kΩ internal pull-down. |
| STEP, DIR, RESET, ENABLE, SLEEP | Digital control inputs | All TTL/CMOS compatible; STEP rising edge advances one microstep; RESET forces home state and disables outputs. |
| OUT1A/OUT1B, OUT2A/OUT2B | DMOS full-bridge outputs | Drive bipolar stepper windings; each pair handles ±2 A with RDS(ON) ≤ 0.45 Ω (source) / ≤ 0.37 Ω (sink). |
| SENSE1, SENSE2 | Current sense inputs | Monitor winding current via external resistors; max 0.5 V input; trip level determined by VREF and RS. |
| VBB1, VBB2, GND (×2), VDD, REF | Power and reference | VBB1/VBB2 accept 8–35 V motor supply; VDD = 3.0–5.5 V logic supply; REF sets ITRIPMAX (0–4 V range). |
Key Features
| Feature | Design Value |
|---|---|
| Integrated step translator | Eliminates need for external microcontroller-based phase sequencing; single STEP pulse = one verified microstep. |
| Automatic decay mode selection | Per-step decision between Slow and Mixed decay based on DAC output direction-reduces current ripple and acoustic noise. |
| Synchronous rectification | Turns on appropriate DMOS FETs during decay to bypass body diodes, cutting conduction loss and enabling Schottky-free designs. |
| Comprehensive protection | Includes UVLO (2.7 V enable threshold), thermal shutdown (165°C), and crossover-current prevention-no external fault handling required. |
| Low-RDS(ON) DMOS outputs | 0.35 Ω (source) / 0.30 Ω (sink) typical RDS(ON) minimizes I²R loss at 2 A, enabling compact heatsinking in space-constrained drives. |
Applications
| 3D Printer Motion Control | CNC Milling Axis Driver |
|---|---|
|
Use Scenario: Precise open-loop positioning of extruder carriage and print bed using NEMA 17 stepper motors. IC Role / Device Role / Timing Role: Translator-driven microstepping driver delivering 1/16-step resolution and automatic decay optimization per movement command. Use Value: Enables sub-0.01 mm layer positioning accuracy while suppressing motor resonance noise during rapid acceleration/deceleration. |
Use Scenario: Driving X/Y/Z axis steppers in desktop CNC routers with variable feed rates and bidirectional cutting paths. IC Role / Device Role / Timing Role: Bipolar stepper controller managing dual full-bridges, current regulation, and direction reversal without host processor overhead. Use Value: Maintains torque linearity across 10–1000 PPS step rates via adaptive decay control, reducing missed steps during cornering. |
| Automated Lab Equipment | Medical Imaging Stage |
|
Use Scenario: Positioning sample trays and optical sensors in automated ELISA readers and pipetting workstations. IC Role / Device Role / Timing Role: Low-noise microstepping driver operating from 3.3 V logic with sleep-mode power reduction (<10 µA). Use Value: Enables silent, vibration-free stage movement critical for optical alignment and low-force liquid handling. |
Use Scenario: Controlling high-precision linear stages in portable ultrasound probe calibration rigs and X-ray collimator actuators. IC Role / Device Role / Timing Role: Safety-aware stepper driver with thermal shutdown, UVLO, and fault-latched outputs for regulated medical hardware. Use Value: Ensures fail-safe motor disable on overtemperature or undervoltage-meeting IEC 62304 Class B software safety requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bipolar stepper motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TB6600HG | Higher voltage (45 V) and current (4.5 A), but no integrated translator; requires external step/direction sequencing logic. | Used where higher torque motors or multi-axis coordinated motion demands external MCU control. | Select when system already includes a capable motion controller and needs higher drive capability than A3984SLPTR offers. |
| DRV8825 | Same 1/32 microstepping and integrated translator, but lower max current (2.2 A) and no automatic decay mode selection-fixed decay configuration only. | Favored in cost-sensitive consumer electronics where decay tuning is not required and board space is extremely limited. | Choose when 1/32-step resolution is mandatory and thermal headroom allows fixed decay operation without audible noise penalty. |
Compared with TB6600HG and DRV8825, the A3984SLPTR uniquely combines translator simplicity, automatic decay adaptation, and robust 2 A drive in a thermally enhanced TSSOP package-making it optimal for embedded motion systems where MCU resources are constrained and acoustic performance matters.
Availability
A3984SLPTR is available at Aetrix Electronics and suitable for 3D printer motion control, CNC milling axis drivers, and automated lab equipment requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for A3984SLPTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer of high-performance magnetic sensing and power ICs, specializing in motion control, current sensing, and motor driver solutions for industrial and automotive markets.
The A3984 product line delivers fully integrated stepper drivers with on-chip translators and adaptive current regulation-designed specifically for resource-constrained embedded systems needing plug-and-play microstepping without firmware development.
FAQ
What is the maximum motor supply voltage supported by the A3984SLPTR?
The A3984SLPTR supports a load supply voltage (VBB) up to 35 V, as specified in its Absolute Maximum Ratings. Operation above this voltage risks permanent damage to the DMOS output transistors. For reliable 2 A continuous current delivery, VBB should be maintained between 8 V and 35 V, with thermal design accounting for power dissipation at higher voltages and currents.
How does the A3984SLPTR determine whether to use Slow or Mixed decay mode?
The A3984SLPTR determines decay mode per step by comparing the new DAC output level against the previous level for each phase. If the DAC output increases (indicating higher target current), it selects Slow decay; if it decreases (lower target current), it selects Mixed decay-initially fast for 31.25% of tOFF, then slow for the remainder. This logic is implemented entirely in hardware and requires no external configuration.
Can the A3984SLPTR operate with a 3.3 V logic supply?
Yes, the A3984SLPTR accepts VDD from 3.0 V to 5.5 V, making it fully compatible with 3.3 V microcontrollers and FPGA I/O banks. All logic inputs (STEP, DIR, MS1, MS2, RESET, ENABLE, SLEEP) have guaranteed switching thresholds referenced to VDD, with 150–500 mV hysteresis to ensure noise immunity in mixed-voltage systems.
What is the purpose of the ROSC pin on the A3984SLPTR?
The ROSC pin sets the fixed off-time (tOFF) of the internal PWM current regulator. Connecting a resistor from ROSC to GND determines tOFF ≈ ROSC / 825 (µs); a 25 kΩ resistor yields ~30 µs. If ROSC is tied to VDD (>3 V), tOFF defaults to 30 µs. This timing directly affects current regulation stability and thermal performance at high step rates.
Is thermal vias required for the exposed pad on the A3984SLPTR LP package?
Yes-thermal vias under the exposed pad are strongly recommended for any application drawing ≥1.5 A per bridge. The datasheet specifies RθJA = 28°C/W assumes a 4-layer PCB with thermal vias. Without them, junction temperature rise increases significantly, risking thermal shutdown during sustained 2 A operation. At least four 0.3 mm vias connected to a solid ground plane are advised.
A3984SLPTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Motor Type - Stepper:
- Bipolar
- Motor Type - AC, DC:
- -
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (4)
- Interface:
- Logic
- Technology:
- DMOS
- Step Resolution:
- 1, 1/2, 1/4, 1/16
- Applications:
- General Purpose
- Current - Output:
- 2A
- Voltage - Supply:
- 3V ~ 5.5V
- Voltage - Load:
- 8V ~ 35V
- Operating Temperature:
- -20°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-TSSOP-EP
A3984SLPTR FAQ
1.How can I place an order for A3984SLPTR through Aetrix?
Please submit a Request for Quotation (RFQ) for A3984SLPTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3984SLPTR reliable?
The price and inventory of A3984SLPTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3984SLPTR is usually 5 days.
3.What payment methods are accepted for A3984SLPTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3984SLPTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3984SLPTR?
A3984SLPTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3984SLPTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3984SLPTR?
For technical support, including A3984SLPTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3984SLPTR requirements.
6.How does Aetrix verify that A3984SLPTR is sourced from the original manufacturer or authorized distributors?
All A3984SLPTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3984SLPTR meets industry standards.
7.What is the process for return or replacement of A3984SLPTR?
All A3984SLPTR units undergo pre-shipment inspection (PSI). If there is an issue with A3984SLPTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3984SLPTR part is unused and in its original packaging.
Return procedure for A3984SLPTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3984SLPTR Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

