Allegro MicroSystems A3988SEVTR-1-T
- Part No.:
- A3988SEVTR-1-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 36-VFQFN Exposed Pad
- Datasheet:
-
A3988SEVTR-1-T.pdf
- Description:
- MOTOR DRIVER 36QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,327
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3988SEVTR-1-T from Allegro MicroSystems is a quad DMOS full-bridge PWM motor driver in a 36-pin QFN (EV) package, rated for 1.2 A per bridge and 36 V load supply. It supports microstepping (full/half/quarter) of bipolar stepper motors and independent forward/reverse/coast control of up to four DC motors. Its fixed off-time of 8.1 µs, mixed-decay PWM current regulation, and synchronous rectification enable low-noise, high-accuracy motion control in compact industrial actuators.
For engineers reviewing the A3988SEVTR-1-T datasheet, A3988SEVTR-1-T pinout, A3988SEVTR-1-T application, or A3988SEVTR-1-T equivalent, key selection considerations include its discontinued status, 8.1 µs off-time variant, EV-package thermal performance (RθJA = 27 °C/W), and compatibility with 3.3 V/5 V logic interfaces in multi-motor embedded motion systems.
Technical Context
The A3988SEVTR-1-T implements four independent N-channel DMOS full bridges with fixed off-time PWM current regulation using external sense resistors and per-bridge VREF inputs. Its mixed-decay mode-30.1% fast decay followed by slow decay-reduces audible noise and improves step accuracy while minimizing power dissipation.
Internal synchronous rectification replaces body-diode conduction during current decay, lowering I²R losses. Protection includes thermal shutdown (TJ = 155–175 °C), UVLO on VBB (7.3–7.9 V) and VDD (2.65–2.95 V), and crossover-current prevention via 600 ns dead time between bridge transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current Rating | 1.2 A continuous per bridge; limited by thermal design and PCB copper area |
| Load Supply Voltage | 8–36 V; supports common industrial motor rails up to 32 V nominal |
| Fixed Off-Time | 8.1 µs; enables higher PWM frequency and finer current resolution vs. 30 µs variants |
| Logic Supply Range | 3.0–5.5 V; compatible with both 3.3 V and 5 V microcontrollers without level shifting |
| Thermal Resistance | RθJA = 27 °C/W (4-layer JEDEC board); requires exposed pad soldering and thermal vias |
| VREF Input Range | 0–1.5 V; sets peak current via ITRIP = VREF / (3 × RS) with ±5% error at full scale |
| Current Sense Voltage Limit | ±500 mV on SENSEx pins; constrains minimum sense resistor value for 1.2 A operation |
Pinout & Package
Package: 36-pin QFN (EV), 6 mm × 6 mm, 0.90 mm nominal height, with exposed thermal pad for PCB-level heat sinking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT1A–OUT4B | DMOS full-bridge output terminals | Drive motor windings; each pair (e.g., OUT1A/OUT1B) forms one H-bridge |
| SENSE1–SENSE4 | Current sense comparator inputs | Monitor voltage across external sense resistors; must stay within ±500 mV |
| VREF1–VREF4 | Analog reference inputs | Set per-bridge peak current; 0–1.5 V range defines ITRIP = VREF / (3 × RS) |
| PHASE1–PHASE4 | Stepper phase control inputs | Determine winding polarity; used with I0x/I1x to select full/half/quarter-step modes |
| I01–I04, I11–I14 | Step mode control inputs | 2-bit digital interface per bridge; define microstep sequence and current percentage |
| VBB1/VBB2 | Motor supply inputs | Must be connected together near device; support up to 36 V with pulsed 38 V rating |
| VDD | Logic supply input | Powers internal logic and gate drivers; accepts 3.0–5.5 V with 7–10 mA quiescent draw |
| VCP, CP1, CP2 | Charge pump terminals | Generate >VBB gate drive for high-side N-MOSFETs; require 0.1 µF ceramic caps |
| GND | Power and logic ground | Low-impedance star ground required under exposed pad to minimize bounce and offset |
| PAD | Exposed thermal pad | Must be soldered to PCB ground plane with thermal vias; primary path for heat removal |
Key Features
| Feature | Design Value |
|---|---|
| Mixed-decay PWM regulation | 30.1% fast decay + remainder slow decay reduces motor noise and improves positional accuracy over pure slow decay |
| Synchronous rectification | Replaces body diodes with low-RDS(on) MOSFETs during current decay, cutting conduction losses by ~40% vs. asynchronous operation |
| Per-bridge VREF control | Independent analog inputs allow dynamic current scaling per motor phase or DC motor channel |
| Integrated charge pump | Eliminates need for external high-voltage bias supply; enables full N-channel bridge with single VBB rail |
| Robust protection suite | UVLO on both VBB and VDD, thermal shutdown with 15 °C hysteresis, and crossover-current blanking prevent latch-up and damage |
Applications
| Industrial CNC Positioning Stage | Medical Infusion Pump Actuator |
|---|---|
Use Scenario: Precise open-loop positioning of XY gantry using two bipolar stepper motors with 1/4-step resolution. IC Role / Device Role / Timing Role: Dual stepper driver with independent VREF tuning per axis; 8.1 µs off-time enables smoother microstepping at higher speeds. Use Value: Reduces resonance and audible noise vs. 30 µs variants, improving patient comfort and mechanical longevity in sealed enclosures. | Use Scenario: Bidirectional peristaltic roller control in battery-powered infusion devices requiring low standby current and precise flow calibration. IC Role / Device Role / Timing Role: Quad full-bridge driver operating two DC motors-one for roller compression, one for occlusion sensing-using PHASE/ENABLE logic. Use Value: Synchronous rectification cuts power dissipation by 35%, extending battery life; 3.3 V logic compatibility simplifies MCU interface. |
| Automated Retail Vending Mechanism | Lab Automation Liquid Handler |
Use Scenario: Multi-motor dispensing system actuating product pushers, door latches, and coin validators in compact vending chassis. IC Role / Device Role / Timing Role: Four independent DC motor channels driven via I0x/I1x as ENABLE signals; VREFx sets stall current per function. Use Value: Crossover-current protection prevents shoot-through during rapid direction reversals, increasing reliability in high-cycle environments. | Use Scenario: High-precision syringe pump array moving reagents across microfluidic cartridges with sub-microliter accuracy. IC Role / Device Role / Timing Role: Dual stepper driver with quarter-step mode and real-time VREF modulation for adaptive torque compensation during viscosity changes. Use Value: Mixed-decay operation maintains step accuracy across varying load profiles, reducing calibration drift in temperature-sensitive assays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad full-bridge motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| A5988GEVTR-1-T | Pin-compatible successor; same EV package, 8.1 µs off-time, enhanced thermal shutdown (160 °C), lower RDS(on) (650 mΩ typ) | Supports same PCB layout; improved current capability and robustness for new designs | Select for new designs requiring active production support and extended lifetime availability |
| A3988SEVTR-T | Same EV package but 30 µs off-time; higher current trip error (±15% at 33% step); legacy production status | Lower PWM frequency limits max step rate; less suitable for high-speed microstepping | Only consider for legacy repair or cross-stock use where 30 µs timing is acceptable |
Compared with A3988SEVTR-1-T, A5988GEVTR-1-T offers superior thermal margin and tighter current regulation for demanding motion profiles, while A3988SEVTR-T provides identical footprint but reduced microstepping fidelity due to longer off-time-making it viable only for cost-sensitive, low-speed replacements.
Availability
A3988SEVTR-1-T is available at Aetrix Electronics and suitable for industrial automation retrofitting, medical device servicing, and lab equipment maintenance requiring stable component supply despite end-of-life status.
Supply support for A3988SEVTR-1-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer of high-performance magnetic sensors and power ICs, specializing in motion control, energy-efficient power conversion, and precision current sensing.
The A3988 product line delivers integrated DMOS motor drivers optimized for compact, thermally constrained stepper and DC motor applications in industrial, medical, and instrumentation systems.
FAQ
Is A3988SEVTR-1-T still in production?
No, A3988SEVTR-1-T was discontinued effective September 30, 2024. Allegro no longer manufactures or supplies this part. Aetrix Electronics holds remaining authorized inventory for legacy support, but new designs should migrate to A5988GEVTR-1-T. The A3988SEVTR-1-T datasheet remains valid for existing implementations, and thermal/mechanical design data applies unchanged to its successor.
What is the key functional difference between A3988SEVTR-1-T and A3988SEVTR-T?
The A3988SEVTR-1-T uses an 8.1 µs fixed off-time PWM cycle, enabling higher step rates and finer current resolution than the A3988SEVTR-T's 30 µs off-time. This results in improved microstepping smoothness and reduced motor heating at speed. Both share identical pinout, package, and feature set-but A3988SEVTR-1-T's shorter off-time directly enhances dynamic performance in precision motion applications.
Can A3988SEVTR-1-T drive stepper motors in quarter-step mode?
Yes, A3988SEVTR-1-T supports full, half, and quarter-step operation via its 2-bit I0x/I1x control interface per bridge and per-phase VREF inputs. Quarter-step sequencing achieves 400 steps/rev on a standard 200-step motor, with current amplitudes set to 100%, 71%, 0%, −71%, and −100% of ITRIP. The 8.1 µs off-time ensures stable regulation at these intermediate levels without current overshoot.
What thermal design is required for A3988SEVTR-1-T at 1.2 A per bridge?
A3988SEVTR-1-T requires soldering its exposed thermal pad to a minimum 250 mm² copper area on an inner ground plane, connected via ≥6 thermal vias (0.3 mm diameter). With RθJA = 27 °C/W, sustained 1.2 A per bridge at 32 V demands ambient ≤55 °C or forced airflow. Derating curves show 1.2 A is sustainable only below 75 °C ambient on a 4-layer JEDEC board-exceeding this risks thermal shutdown.
Does A3988SEVTR-1-T support 3.3 V logic interfaces?
Yes, A3988SEVTR-1-T accepts 3.0–5.5 V on VDD, making it fully compatible with 3.3 V microcontrollers without level shifters. Logic inputs (PHASEx, I0x, I1x) have 0.3×VDD low threshold and 0.7×VDD high threshold, with 150–500 mV hysteresis for noise immunity. Input current stays below ±1 µA, minimizing MCU GPIO loading-critical for battery-powered A3988SEVTR-1-T deployments.
A3988SEVTR-1-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 36-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Motor Type - Stepper:
- Bipolar
- Motor Type - AC, DC:
- Brushed DC
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (8)
- Interface:
- Parallel
- Technology:
- DMOS
- Step Resolution:
- 1, 1/2, 1/4
- Applications:
- General Purpose
- Current - Output:
- 1.2A
- Voltage - Supply:
- 3V ~ 5.5V
- Voltage - Load:
- 8V ~ 36V
- Operating Temperature:
- -20°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-QFN (6x6)
A3988SEVTR-1-T FAQ
1.How can I place an order for A3988SEVTR-1-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A3988SEVTR-1-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3988SEVTR-1-T reliable?
The price and inventory of A3988SEVTR-1-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3988SEVTR-1-T is usually 5 days.
3.What payment methods are accepted for A3988SEVTR-1-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3988SEVTR-1-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3988SEVTR-1-T?
A3988SEVTR-1-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3988SEVTR-1-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3988SEVTR-1-T?
For technical support, including A3988SEVTR-1-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3988SEVTR-1-T requirements.
6.How does Aetrix verify that A3988SEVTR-1-T is sourced from the original manufacturer or authorized distributors?
All A3988SEVTR-1-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3988SEVTR-1-T meets industry standards.
7.What is the process for return or replacement of A3988SEVTR-1-T?
All A3988SEVTR-1-T units undergo pre-shipment inspection (PSI). If there is an issue with A3988SEVTR-1-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3988SEVTR-1-T part is unused and in its original packaging.
Return procedure for A3988SEVTR-1-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3988SEVTR-1-T Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

