NXP Semiconductors A3G20S350-01SR3
- Part No.:
- A3G20S350-01SR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-400S-2SA
- Datasheet:
-
A3G20S350-01SR3.pdf
- Description:
- RF MOSFET N-CHANNEL 48V NI400
- Quantity:
- Payment:

- Shipping:

Inventory:9,616
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3G20S350-01SR3 from NXP Semiconductors is a 59 W average RF power GaN HEMT transistor designed for cellular base station power amplifiers operating in the 2110–2170 MHz band. It delivers 18.1 dB typical power gain, 37.0% drain efficiency, and –32.3 dBc ACPR at 59 W avg. output under W-CDMA signal conditions with 9.9 dB PAR. Its NI-400S-2SA air-cavity package supports high-power Doherty amplifier architectures.
For engineers reviewing the A3G20S350-01SR3 datasheet, A3G20S350-01SR3 pinout, A3G20S350-01SR3 application, or A3G20S350-01SR3 equivalent, key selection criteria include guaranteed 2110–2170 MHz band performance, GaN depletion-mode biasing sequence compliance, thermal resistance RθJC = 0.64 °C/W, and input-matched 50 Ω interface for rapid integration into macrocell PA stages.
Technical Context
The A3G20S350-01SR3 is a depletion-mode GaN-on-SiC HEMT optimized for digital predistortion (DPD)-enabled Doherty PAs in LTE/5G FDD base stations. It operates at VDD = 48 Vdc with IDQ = 500 mA quiescent current and exhibits 0.2 dB gain flatness over 60 MHz bandwidth at 59 W avg. output.
Its design incorporates high terminal impedances to simplify broadband matching and integrates ESD protection rated Class 1B (HBM) and C3 (CDM). The device's channel temperature limit of 275 °C and case temperature range of –55 to +150 °C enable robust operation in thermally constrained outdoor macrocell enclosures.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2110–2170 MHz - guaranteed linear and efficient operation only within this licensed cellular band |
| Avg. Output Power | 59 W - sustained W-CDMA single-carrier output with 9.9 dB PAR at 0.01% CCDF probability |
| Power Gain | 18.1 dB typ. - enables reduced driver stage complexity in multi-stage PA designs |
| Drain Efficiency | 37.0% typ. - reduces thermal load and power supply requirements in 48 V systems |
| ACPR | –32.3 dBc @ ±5 MHz - meets 3GPP ACLR requirements for LTE Band 1 uplink transmission |
| P3dB (CW) | 54.7 dBm (275 W) - defines maximum clean CW output before compression limits linearity |
| RθJC | 0.64 °C/W - enables direct heatsink mounting with predictable junction-to-case thermal path |
Pinout & Package
Package: NI-400S-2SA - hermetically sealed air-cavity ceramic/metal package with solderable baseplate, optimized for >100 W RF power dissipation and low-inductance grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RFin / VGS) | GaAs/GaN gate terminal | Depletion-mode control node requiring negative DC bias (–3.7 V typ. Q-point); RF input port internally matched to 50 Ω |
| 2 (RFout / VDS) | Drain terminal | High-voltage RF output node (VDSS = 125 V); connects directly to output matching network and heatsink baseplate |
Key Features
| Feature | Design Value |
|---|---|
| Optimized Doherty topology support | Enables high-efficiency back-off operation in asymmetric Doherty configurations without external harmonic tuning |
| Digital predistortion compatibility | Linearized AM/PM response (–15° max) across full 2110–2170 MHz band supports real-time DPD convergence |
| Internal input matching | Eliminates need for external input matching components in 50 Ω test fixtures and production PA modules |
| High ruggedness rating | Withstands 191 W modulated AWGN output (10 dB PAR) without degradation - validated per NXP production test protocol |
Applications
| Macrocell Base Station PA | 5G NR FDD Band 1 Transmitter |
|---|---|
Use Scenario: High-power final-stage amplifier in outdoor macrocell radios supporting 2×20 MHz LTE carriers. IC Role / Device Role / Timing Role: Main GaN power transistor delivering 59 W avg. output in Doherty configuration with DPD feedback loop. Use Value: 37.0% drain efficiency at 59 W reduces system-level cooling requirements and improves energy efficiency per watt radiated. | Use Scenario: Uplink power amplifier in 5G NR base stations operating in 2110–2170 MHz FDD duplex band. IC Role / Device Role / Timing Role: Final-stage RF power transistor handling 9.9 dB PAR W-CDMA and 7.5 dB PAR 5G NR signals with <–32 dBc ACLR. Use Value: Guaranteed –32.3 dBc ACPR at 59 W avg. ensures compliance with 3GPP TS 36.104 spectral mask requirements. |
| Multi-Carrier LTE Amplifier | Remote Radio Head (RRH) |
Use Scenario: Linearized PA stage in multi-carrier LTE systems with up to four 20 MHz component carriers. IC Role / Device Role / Timing Role: High-linearity GaN transistor enabling wide instantaneous bandwidth (60 MHz) with 0.2 dB gain flatness. Use Value: 0.2 dB gain variation across 60 MHz allows consistent DPD correction without per-subcarrier calibration. | Use Scenario: Compact, air-cooled RRH unit deployed on cell tower sectors requiring high reliability and thermal resilience. IC Role / Device Role / Timing Role: Primary RF power device mounted directly to aluminum heatsink with RθJC = 0.64 °C/W thermal path. Use Value: Case temperature range of –55 to +150 °C and channel temperature rating up to 275 °C ensure operational continuity in uncontrolled outdoor environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CGHV1J006S | 6 W avg. output, 2110–2170 MHz, GaN-on-Si, RθJC = 1.2 °C/W | Lower power tier suitable for microcell/small cell; not rated for macrocell thermal loads | Select when system output requirement is ≤10 W avg. and cost sensitivity outweighs efficiency needs. |
| AFGA300004 | 40 W avg., 1805–2170 MHz, same NI-400S-2SA package, 35.5% efficiency | Broadband coverage includes PCS and AWS bands; lower output power but wider frequency support | Select when multi-band (Band 2/4/25/66) operation is required and 40 W avg. suffices for coverage target. |
Compared with CGHV1J006S and AFGA300004, the A3G20S350-01SR3 provides 47% higher avg. output power and 1.5% higher efficiency in the 2110–2170 MHz band, making it optimal for macrocell deployments where spectral efficiency and thermal density are critical.
Availability
A3G20S350-01SR3 is available at Aetrix Electronics and suitable for cellular infrastructure, macrocell base station development, and remote radio head production requiring stable component supply and long-term lifecycle assurance.
Supply support for A3G20S350-01SR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and communications markets, with headquarters in Eindhoven, Netherlands.
The A3G20S350-01SR3 belongs to NXP's AIRFAST RF Power portfolio, engineered specifically for high-efficiency, high-reliability cellular infrastructure amplifiers operating in licensed sub-6 GHz bands.
FAQ
What is the correct biasing sequence for the A3G20S350-01SR3?
The A3G20S350-01SR3 is a depletion-mode GaN transistor requiring strict bias sequencing: first apply –5 V to VGS, then ramp VDS to +48 V, then adjust VGS to achieve 500 mA IDQ, and finally apply RF input. Reversing this risks catastrophic failure. This sequence is documented in the A3G20S350-01SR3 datasheet Section "Correct Biasing Sequence for GaN Depletion Mode Transistors".
Does the A3G20S350-01SR3 require external input matching?
No, the A3G20S350-01SR3 is internally input-matched to 50 Ω as stated in Table 5 footnote and confirmed in functional test conditions. This eliminates discrete input matching components in standard 50 Ω test fixtures and simplifies layout in production PA modules, though output matching remains application-specific.
What is the maximum channel temperature rating for the A3G20S350-01SR3?
The A3G20S350-01SR3 has a maximum channel temperature (TCH) rating of 275 °C, as specified in Table 1 Maximum Ratings. Operation at this temperature reduces median time to failure; reliability modeling uses TCH with MTTF = 10[–10.3 + 8263/(T + 273)] hours, where T is channel temperature in °C.
Is the A3G20S350-01SR3 suitable for 5G NR applications outside the 2110–2170 MHz band?
No - the A3G20S350-01SR3 is characterized and performance-guaranteed only for 2110–2170 MHz. The datasheet explicitly states "no guarantee of performance" outside this band. For 5G NR n41 (2496–2690 MHz) or n77/n78 bands, alternative NXP AIRFAST devices such as A3G25S350-01SR3 must be selected.
What ESD protection class does the A3G20S350-01SR3 meet?
The A3G20S350-01SR3 meets Human Body Model (HBM) Class 1B per JS-001-2017 and Charge Device Model (CDM) Class C3 per JS-002-2014, as verified in Table 3. These ratings support safe handling during assembly but do not eliminate need for proper ESD protocols in PCB assembly and PA module integration.
A3G20S350-01SR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-400S-2SA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- MOSFET (Metal Oxide)
- Configuration:
- N-Channel
- Frequency:
- 2.11GHz ~ 2.17GHz
- Gain:
- 18.1dB
- Voltage - Test:
- 48 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 500 mA
- Power - Output:
- 59W
- Voltage - Rated:
- 125 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- NI-400S-2SA
A3G20S350-01SR3 FAQ
1.How can I place an order for A3G20S350-01SR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3G20S350-01SR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3G20S350-01SR3 reliable?
The price and inventory of A3G20S350-01SR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3G20S350-01SR3 is usually 5 days.
3.What payment methods are accepted for A3G20S350-01SR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3G20S350-01SR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3G20S350-01SR3?
A3G20S350-01SR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3G20S350-01SR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3G20S350-01SR3?
For technical support, including A3G20S350-01SR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3G20S350-01SR3 requirements.
6.How does Aetrix verify that A3G20S350-01SR3 is sourced from the original manufacturer or authorized distributors?
All A3G20S350-01SR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3G20S350-01SR3 meets industry standards.
7.What is the process for return or replacement of A3G20S350-01SR3?
All A3G20S350-01SR3 units undergo pre-shipment inspection (PSI). If there is an issue with A3G20S350-01SR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3G20S350-01SR3 part is unused and in its original packaging.
Return procedure for A3G20S350-01SR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3G20S350-01SR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
