NXP Semiconductors A3G26D055N-100
- Part No.:
- A3G26D055N-100
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- 6-LDFN Exposed Pad
- Datasheet:
-
A3G26D055N-100.pdf
- Description:
- RF MOSFET GAN 48V 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,247
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3G26D055N from NXP Semiconductors is a symmetrical Doherty RF power amplifier based on GaN-on-SiC technology, designed for cellular base station transmit paths. It delivers 8 W average RF output power across 100–2690 MHz, achieves 54.1% drain efficiency at 2675 MHz, and supports wide instantaneous bandwidth with robust 400 MHz ISBW ruggedness under 55 Vdc and 17.4 W modulated output.
For engineers reviewing the A3G26D055N datasheet, A3G26D055N pinout, A3G26D055N application, or A3G26D055N equivalent, this page provides verified performance data, thermal design guidance, bias sequencing, package layout rules, and validated alternatives for 5G massive MIMO active antenna systems.
Technical Context
The A3G26D055N implements a two-path symmetrical Doherty architecture with separate carrier (Side A) and peaking (Side B) transistors, both GaN HEMTs. It operates in depletion mode requiring negative gate bias (VGSB = –4.9 Vdc typical), with independent gate control and shared 48 Vdc drain supply.
Internally matched for 50 Ω systems, it features high terminal impedances optimized for broadband operation and supports analog or digital linearization. Its thermal design centers on a low RθJC (IR) of 3.7 °C/W, enabling high-power density mounting on thermally enhanced PCBs per NXP's DFN 7 × 6.5 layout guidelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 100–2690 MHz - guaranteed performance band for cellular infrastructure; no specification outside this range. |
| Avg. Output Power | 8 W @ 2515–2675 MHz - sufficient for 5G NR sub-6 GHz macro/micro cell sectors with PAR = 9.9 dB. |
| Drain Efficiency | 54.1% @ 2675 MHz - reduces thermal load and power supply demand in densely packed active antenna units. |
| Gain | 18.2 dB @ 2595 MHz - enables simplified driver stage design with margin for filter insertion loss. |
| ACPR | –30.1 dBc @ 2675 MHz - meets 3GPP ACLR requirements for 20 MHz LTE/5G NR channels without excessive predistortion. |
| Thermal Resistance | RθJC (IR) = 3.7 °C/W - defines minimum heatsink requirement for case temperature ≤123°C at 8.3 W dissipation. |
| ESD Rating | HBM Class 1B (≥500 V), CDM Class C3 - informs ESD-safe handling and board-level protection strategy. |
Pinout & Package
Package: DFN 7 mm × 6.5 mm, exposed thermal pad, surface-mount, moisture sensitivity level 3 (peak reflow 260°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GSA | Carrier-side gate control | Negative bias input (–2.5 Vdc typ) for carrier transistor; requires stable low-noise voltage source. |
| GSB | Peaking-side gate control | Negative bias input (–4.9 Vdc typ) for peaking transistor; sequenced after GSA during power-up. |
| VDSA | Carrier-side drain supply | 48 Vdc input with local decoupling; shares rail with VDSB in Doherty configuration. |
| VDSB | Peaking-side drain supply | 48 Vdc input; must be synchronized with VDSA; high-current path requiring low-inductance routing. |
| RF_IN | Differential RF input | 50 Ω matched input port; internal Wilkinson combiner feeds carrier and peaking paths. |
| RF_OUT | Single-ended RF output | 50 Ω matched output; integrated impedance transformation enables direct connection to antenna feed network. |
| EPAD | Thermal and electrical ground | Exposed copper pad - must be soldered to solid thermal plane for RθJC compliance and RF return path integrity. |
Key Features
| Feature | Design Value |
|---|---|
| Symmetrical Doherty architecture | Enables >50% drain efficiency across 100–2690 MHz while maintaining linearity for OFDMA-based waveforms. |
| High terminal impedances | Reduces external matching complexity and improves broadband stability without added lossy components. |
| Wideband ruggedness | Withstands 400 MHz instantaneous bandwidth at 55 Vdc and 17.4 W modulated output with zero degradation. |
| Optimized for massive MIMO | Compact DFN package and thermal performance support integration into multi-element active antenna modules. |
| Low-complexity linearization | Designed for analog feedforward or digital pre-distortion (DPD) with minimal convergence time and memory effect. |
Applications
| 5G Massive MIMO Active Antenna | Macro Base Station Transmitter |
|---|---|
|
Use Scenario: 64T64R active antenna unit operating in 2500–2690 MHz band with 100 MHz channel bandwidth and 9.9 dB PAR. IC Role / Device Role / Timing Role: Final-stage RF power amplifier in each TRX chain, delivering 8 W avg. output per element with Doherty efficiency scaling. Use Value: Enables higher spectral efficiency and coverage per watt while meeting ACLR <–30 dBc without overdesigning cooling. |
Use Scenario: Outdoor macro cell site supporting 3-sector deployment with 20 MHz LTE and 100 MHz 5G NR carriers. IC Role / Device Role / Timing Role: High-efficiency final PA in remote radio head (RRH), replacing legacy LDMOS with improved thermal margin. Use Value: Reduces system power consumption by ≥15% versus comparable LDMOS, lowering OPEX and cooling requirements. |
| CBRS Private Network Base Station | Fixed Wireless Access (FWA) Unit |
|
Use Scenario: Indoor/outdoor enterprise-grade CBRS base station operating in 3.55–3.7 GHz band with 80 MHz channels. IC Role / Device Role / Timing Role: Transmit PA in compact form factor RRH, leveraging broadband capability across entire CBRS band. Use Value: Single A3G26D055N covers full 3550–3700 MHz allocation without retuning, simplifying inventory and calibration. |
Use Scenario: Customer-premises equipment (CPE) for 5G FWA in urban/suburban environments using 2500–2690 MHz spectrum. IC Role / Device Role / Timing Role: High-linearity PA in outdoor-rated CPE unit, driving patch or panel antenna with 8 W ERP capability. Use Value: Achieves link budget margin for non-line-of-sight deployments while maintaining EVM <3.5% at 256-QAM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| QPA9807 | 7 W avg. output, 2300–2700 MHz only, 48 Vdc, DFN 6 × 5 mm | Narrower bandwidth; lower power; smaller footprint | Select when targeting 2.6 GHz band only and space-constrained RRH designs. |
| A3G26D045N | 5.6 W avg., same 100–2690 MHz band, identical DFN 7 × 6.5 package | Lower output power; reduced thermal load; same PCB layout | Drop-in replacement for lower-power tiers in same hardware platform; retains all thermal and layout compatibility. |
Compared with QPA9807, A3G26D055N offers broader frequency coverage and +2.4 W output; compared with A3G26D045N, it delivers +2.4 W avg. power in identical footprint while requiring only minor thermal redesign due to higher RθJC margin.
Availability
A3G26D055N is available at Aetrix Electronics and suitable for 5G massive MIMO active antennas, macro base station remote radio heads, and fixed wireless access units requiring stable component supply, long-term lifecycle assurance, and traceable GaN sourcing.
Supply support for A3G26D055N includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and communications markets.
The Airfast RF Power product line delivers GaN-based amplifiers engineered for cellular infrastructure, emphasizing broadband efficiency, ruggedness, and ease of linearization in active antenna systems.
FAQ
What is the recommended gate bias sequence for A3G26D055N?
The correct biasing sequence for A3G26D055N is: (1) set GSA and GSB to –5 V, (2) apply 48 Vdc to VDSA and VDSB, (3) increase GSA until IDQA = 40 mA, (4) adjust GSB to target bias (–4.9 Vdc), then (5) apply RF input. This prevents gate overstress and ensures stable Doherty operation. The A3G26D055N datasheet specifies this exact sequence in Section "Correct biasing sequence for GaN depletion mode amplifiers".
Does A3G26D055N support 700 MHz band operation?
Yes, A3G26D055N is characterized down to 700 MHz: Table 2 shows 19.2–20.0 dB gain, 40.6–41.7% drain efficiency, and –34.4 to –36.6 dBc ACPR at 750–810 MHz with 5.6 W avg. output. Performance is specified for Class AB Side A operation in this band, confirming usability in low-band 5G and LTE deployments. The A3G26D055N datasheet explicitly lists 100–2690 MHz as its guaranteed frequency range.
What thermal interface material is recommended for A3G26D055N?
NXP recommends soldering the A3G26D055N's EPAD directly to a copper thermal pad on the PCB using standard lead-free reflow profiles (MSL3, peak 260°C). No additional thermal interface material (TIM) is required or recommended - the DFN package is designed for direct metal-to-metal conduction. Thermal resistance RθJC (IR) = 3.7 °C/W assumes full EPAD solder coverage per Figure 5 layout guidelines. The A3G26D055N datasheet references AN1907 for reflow attach methodology.
Can A3G26D055N replace LDMOS PAs in existing base station designs?
A3G26D055N can replace LDMOS in many macro and small-cell designs, but requires gate bias redesign (negative vs. positive), updated thermal management (lower RθJC but higher channel temperature limit), and verification of RF matching networks. Its 48 Vdc operation matches common LDMOS supplies, and DFN 7 × 6.5 footprint allows mechanical drop-in in some layouts. However, the A3G26D055N datasheet states no guarantee of performance outside 100–2690 MHz, so legacy 800/900 MHz LDMOS replacements require validation.
What is the maximum channel temperature rating for A3G26D055N?
The maximum channel temperature (TCH) for A3G26D055N is 225°C, as specified in Table 5 (Limiting Values). This value is used with RθCHC (FEA) = 8.5 °C/W to estimate MTTF via MTTF = 10[–11.1 + 8366/(T + 273)], where T is channel temperature in °C. Operation above 225°C causes permanent damage. The A3G26D055N datasheet emphasizes that RθCHC (FEA) - not RθJC - must be used for reliability calculations involving TCH.
A3G26D055N-100 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 6-LDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Technology:
- GaN
- Configuration:
- -
- Frequency:
- 100MHz ~ 2.69GHz
- Gain:
- 13.9dB
- Voltage - Test:
- 48 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 40 mA
- Power - Output:
- 8W
- Voltage - Rated:
- 125 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-PDFN (7x6.5)
A3G26D055N-100 FAQ
1.How can I place an order for A3G26D055N-100 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3G26D055N-100 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3G26D055N-100 reliable?
The price and inventory of A3G26D055N-100 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3G26D055N-100 is usually 5 days.
3.What payment methods are accepted for A3G26D055N-100?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3G26D055N-100 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3G26D055N-100?
A3G26D055N-100 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3G26D055N-100 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3G26D055N-100?
For technical support, including A3G26D055N-100 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3G26D055N-100 requirements.
6.How does Aetrix verify that A3G26D055N-100 is sourced from the original manufacturer or authorized distributors?
All A3G26D055N-100 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3G26D055N-100 meets industry standards.
7.What is the process for return or replacement of A3G26D055N-100?
All A3G26D055N-100 units undergo pre-shipment inspection (PSI). If there is an issue with A3G26D055N-100, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3G26D055N-100 part is unused and in its original packaging.
Return procedure for A3G26D055N-100:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3G26D055N-100 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
