NXP Semiconductors A3T18H408W24SR3
- Part No.:
- A3T18H408W24SR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
A3T18H408W24SR3.pdf
- Description:
- RF MOSFET LDMOS
- Quantity:
- Payment:

- Shipping:

Inventory:3,853
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3T18H408W24SR3 from NXP Semiconductors is a 56 W asymmetrical Doherty RF power LDMOS transistor with N-channel enhancement-mode lateral structure, operating at 30 Vdc, delivering 15.4 dB typical power gain and 50.9% drain efficiency at 1840 MHz under W-CDMA conditions, designed for cellular base station power amplifiers covering 1805–1880 MHz.
For engineers reviewing the A3T18H408W24SR3 datasheet, A3T18H408W24SR3 pinout, A3T18H408W24SR3 application, or A3T18H408W24SR3 equivalent, key selection criteria include Doherty architecture support, 75 MHz instantaneous bandwidth capability, ruggedness under 10 dB PAR AWGN stress, and internal input/output matching for simplified PA design in macrocell infrastructure.
Technical Context
This device implements a dual-path asymmetrical Doherty topology with separate carrier (Side A) and peaking (Side B) transistors integrated in a single NI-780S-4L2L air-cavity package. It supports digital predistortion via wideband linearity (–35.9 dBc ACPR at 1880 MHz) and exhibits 0.2 dB gain flatness across 75 MHz at 56 W avg. output.
Thermal performance is defined by 0.45 °C/W junction-to-case resistance at 56 W avg., enabling stable operation up to +150 °C case temperature. The gate threshold voltages differ between paths (VGS(th) = 1.3–2.3 V for Side A; 0.7–1.7 V for Side B), enabling precise bias control for Class AB/Class C hybrid operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1805–1880 MHz: Full-band operation without retuning in LTE Band 3 frequency plan. |
| Output Power (Avg.) | 56 W: Sustained average output under single-carrier W-CDMA with 9.9 dB PAR, suitable for 2×2 MIMO macrocell PA stages. |
| Power Gain | 15.4 dB typ. @ 1840 MHz: Enables compact two-stage PA architectures with minimal driver gain requirement. |
| Drain Efficiency | 50.9% typ. @ 56 W avg.: Reduces thermal load and DC power consumption in high-power remote radio units. |
| ACPR | –35.9 dBc @ ±5 MHz offset: Meets 3GPP ACLR requirements for LTE FDD uplink transmission. |
| P3dB Compression | 350 W peak: Supports 7.0 dB PEP-to-average ratio, critical for envelope tracking and DPD-enabled systems. |
| Thermal Resistance | 0.45 °C/W: Allows direct mounting to heatsink without thermal interface material degradation risk at full rated power. |
Pinout & Package
Package: NI-780S-4L2L - hermetically sealed air-cavity ceramic/metal package with integrated thermal slug, optimized for RF power dissipation and broadband impedance stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RFinA / VGSA | Carrier amplifier gate input; DC-coupled, requires external bias network for VGSA(Q) = 2.2–3.0 Vdc. |
| 2 | VBWA | Carrier bias adjustment terminal; enables fine-tuning of quiescent current IDQA = 350 mA. |
| 3 | RFoutA / VDSA | Carrier drain output; not DC-powered-must be RF-decoupled and matched to 50 Ω system. |
| 4 | RFoutB / VDSB | Peaking amplifier drain output; DC-coupled but RF-independent from Pin 3 per layout guidelines. |
| 5 | RFinB / VGSB | Peaking amplifier gate input; biased at VGSB = 0.3 Vdc for optimal Doherty load modulation. |
| 6 | VBWB | Peaking bias adjustment terminal; sets VGSB and enables dynamic bias control in advanced PA architectures. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Doherty architecture | Single-package carrier + peaking transistor pair eliminates inter-device phase/timing mismatch and simplifies PCB layout. |
| Internal input/output matching | Reduces external matching components by >40% versus discrete Doherty implementations, lowering bill-of-materials cost. |
| Wide instantaneous bandwidth | 75 MHz flat gain bandwidth at 56 W enables single PA to cover entire Band 3 (1805–1880 MHz) without band switching. |
| Ruggedness under VSWR stress | Withstands 10:1 VSWR at all phase angles under full power-critical for antenna mismatch tolerance in outdoor base stations. |
| Negative gate-source voltage range | VGS down to –6.0 Vdc allows deep Class C peaking operation, improving efficiency compression characteristics. |
Applications
| Macrocell Base Station PA | Massive MIMO Active Antenna Unit |
|---|---|
Use Scenario: High-power transmit chain in 4G LTE macrocell sites operating in Band 3 (1805–1880 MHz). IC Role / Device Role / Timing Role: Final-stage Doherty power amplifier delivering 56 W avg. output with digital predistortion support. Use Value: Achieves 50.9% drain efficiency and –35.9 dBc ACPR while maintaining 0.2 dB gain flatness-reducing cooling requirements and spectral regrowth. | Use Scenario: Individual transmit channel in 64-element active antenna array requiring compact, thermally robust RF power stages. IC Role / Device Role / Timing Role: Per-element PA core with integrated carrier-peaking paths and internal matching. Use Value: NI-780S-4L2L package enables direct thermal coupling to aluminum heatsink, supporting continuous 56 W avg. operation across all channels. |
| Remote Radio Head (RRH) | 5G NR Sub-6 GHz TDD System |
Use Scenario: Outdoor-mounted RRH unit deployed on cell tower with limited airflow and wide ambient temperature range (–40°C to +55°C). IC Role / Device Role / Timing Role: High-efficiency final PA stage operating at 30 Vdc with ruggedized biasing for field reliability. Use Value: Junction temperature rating up to +225°C and 0.45 °C/W RθJC ensure stable output power over full environmental range without derating. | Use Scenario: Transmit path in 5G NR TDD base station operating in n1/n3/n8 bands with dynamic UL/DL switching. IC Role / Device Role / Timing Role: Wideband Doherty PA supporting 75 MHz instantaneous bandwidth and fast envelope tracking response. Use Value: 350 W P3dB peak power headroom enables clean signal amplification during burst-mode uplink transmission without clipping. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF6VP2600HR5 | 600 W CW GaN HEMT; higher P3dB (66 dBm), no integrated Doherty architecture, requires external combiner. | Targeted at higher-power macrocells (>200 W avg.) where GaN efficiency at back-off dominates LDMOS trade-offs. | Select when system-level efficiency above 10 dB PAPR and thermal density exceed LDMOS limits. |
| A3T18H408W24SR2 | Same die, R2 suffix = 100-unit reel; identical electrical specs, thermal behavior, and pinout. | No functional difference-only packaging variation for low-volume prototyping vs. production ramp. | Select R2 for evaluation and R3 for volume production with 250-unit tape-and-reel logistics. |
Compared with MRF6VP2600HR5 and A3T18H408W24SR2, the A3T18H408W24SR3 delivers optimized Doherty linearity and thermal management for 56 W avg. LTE Band 3 deployments, with no layout change required when migrating from R2 to R3 due to identical footprint and solder reflow profile.
Availability
A3T18H408W24SR3 is available at Aetrix Electronics and suitable for macrocell base stations, massive MIMO active antenna units, and remote radio heads requiring stable component supply with full traceability and lifecycle support.
Supply support for A3T18H408W24SR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and communications markets, with headquarters in Eindhoven, Netherlands.
The Airfast RF Power portfolio delivers high-efficiency LDMOS and GaN transistors engineered specifically for cellular infrastructure-enabling energy-efficient, spectrally clean, and thermally robust base station power amplifiers.
FAQ
What is the maximum safe operating drain voltage for A3T18H408W24SR3?
The A3T18H408W24SR3 has a maximum drain-source voltage rating of +65 Vdc. However, its recommended operating voltage is 30 Vdc for standard Doherty operation, with absolute maximum VDD of 32 Vdc per Table 1. Exceeding 32 Vdc risks permanent damage even if within the ±65 Vdc VDSS limit, as the device is characterized and qualified for 30 Vdc bias in production test fixtures.
Does A3T18H408W24SR3 require external input/output matching networks?
No, the A3T18H408W24SR3 is internally matched on both input and output per Table 5 footnote. Its NI-780S-4L2L package integrates broadband matching to 50 Ω, allowing direct connection to standard RF test equipment and PA board layouts without discrete matching components-verified in NXP's production test fixture with 50 Ω system impedance.
How does the A3T18H408W24SR3 support digital predistortion (DPD)?
The A3T18H408W24SR3 supports DPD through its wide instantaneous bandwidth (75 MHz), low AM/PM distortion (–15° max across band), and consistent –35.9 dBc ACPR at 1880 MHz. These traits enable accurate inverse modeling in real-time DPD algorithms, confirmed in NXP's functional tests using single-carrier W-CDMA signals with 9.9 dB PAR at 0.01% CCDF probability.
What is the thermal resistance value for A3T18H408W24SR3, and how is it measured?
The A3T18H408W24SR3 has a junction-to-case thermal resistance (RθJC) of 0.45 °C/W, measured at 25°C case temperature under 56 W avg. W-CDMA conditions (30 Vdc, IDQA = 350 mA, VGSB = 0.3 Vdc, 1840 MHz) per AN1955 methodology. This value is validated using transient thermal measurement techniques on production units in NXP's RF power lab.
Can A3T18H408W24SR3 operate with independent VDD supplies on pins 3 and 6?
No-A3T18H408W24SR3 cannot operate with VDD current supplied separately through pin 3 and pin 6. Per Figure 1 note and Table 5 footnote, VDDA and VDDB must be tied together and powered by a single DC supply. Attempting independent biasing violates the internal Doherty load modulation scheme and may cause instability or device failure.
A3T18H408W24SR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
A3T18H408W24SR3 FAQ
1.How can I place an order for A3T18H408W24SR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3T18H408W24SR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3T18H408W24SR3 reliable?
The price and inventory of A3T18H408W24SR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3T18H408W24SR3 is usually 5 days.
3.What payment methods are accepted for A3T18H408W24SR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3T18H408W24SR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3T18H408W24SR3?
A3T18H408W24SR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3T18H408W24SR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3T18H408W24SR3?
For technical support, including A3T18H408W24SR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3T18H408W24SR3 requirements.
6.How does Aetrix verify that A3T18H408W24SR3 is sourced from the original manufacturer or authorized distributors?
All A3T18H408W24SR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3T18H408W24SR3 meets industry standards.
7.What is the process for return or replacement of A3T18H408W24SR3?
All A3T18H408W24SR3 units undergo pre-shipment inspection (PSI). If there is an issue with A3T18H408W24SR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3T18H408W24SR3 part is unused and in its original packaging.
Return procedure for A3T18H408W24SR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3T18H408W24SR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
