NXP Semiconductors A3T19H455W23SR6
- Part No.:
- A3T19H455W23SR6
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
A3T19H455W23SR6.pdf
- Description:
- RF MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:990
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3T19H455W23SR6 from NXP Semiconductors is an asymmetrical Doherty RF power LDMOS transistor designed for carrier and peaking path operation in cellular base station power amplifiers. It delivers 81 W average output power at 30 Vdc across 1930–1990 MHz, with 16.5 dB typical power gain and 49.4% drain efficiency at 1960 MHz under W-CDMA single-carrier conditions.
For engineers reviewing the A3T19H455W23SR6 datasheet, A3T19H455W23SR6 pinout, A3T19H455W23SR6 application, or A3T19H455W23SR6 equivalent, this device requires attention to dual-gate biasing (VGSA/VGSB), asymmetric Doherty load-pull tuning, thermal management at TC ≤ 150°C, and compatibility with digital predistortion systems operating at PAR = 9.9 dB.
Technical Context
The A3T19H455W23SR6 integrates two laterally diffused MOSFETs-Carrier (Side A) and Peaking (Side B)-in a monolithic air-cavity package. Its gate threshold voltages differ (VGS(th) = 1.4–2.2 V for Side A; 0.8–1.6 V for Side B), enabling precise Doherty mode control with independent VGSA and VGSB biasing.
It operates with DC supply applied jointly to pins 3 and 6 (VDDA/VDDB tied), while RF inputs (RFinA/RFinB) and outputs (RFoutA/RFoutB) are isolated per path. The device sustains 10:1 VSWR at 32 Vdc and 490 W pulsed CW without degradation, supporting broadband mismatch resilience in deployed macrocell PA stages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 1930–1990 MHz - Covers full LTE Band 2 and Band 25 uplink/downlink duplex gaps; supports wide instantaneous bandwidth without retuning. |
| Average Output Power | 81 W @ 30 Vdc, 1960 MHz - Enables high-efficiency macrocell PA designs meeting 5G NR and LTE-A carrier aggregation spectral mask requirements. |
| Power Gain | 16.5 dB typ. @ 1960 MHz - Reduces driver stage complexity; allows direct drive from lower-power GaN or LDMOS pre-driver stages. |
| Drain Efficiency | 49.4% typ. @ Pout = 81 W Avg. - Lowers thermal load and system-level power consumption in energy-sensitive outdoor base stations. |
| ACPR | –32.1 dBc @ ±5 MHz offset - Meets 3GPP TS 36.104 ACLR requirements for Class A/B base station transmitters without excessive DPD iteration. |
| Junction Temperature Limit | +225°C max - Supports high-reliability operation under sustained peak-envelope-power stress in forced-air or liquid-cooled enclosures. |
| Thermal Resistance | 0.14 °C/W (RθJC) - Enables compact heatsink design; case temperature must be held ≤ 81°C at 81 W avg. output for rated lifetime. |
Pinout & Package
Package: ACP-1230S-4L2S - Air cavity plastic overmolded package with exposed copper thermal pad, optimized for RF grounding and high-power thermal dissipation in base station PA modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RFinA / VGSA | Carrier amplifier RF input and gate bias node; DC-coupled, requires external bias tee or decoupling network. |
| 2 | VBWA | Carrier-side broadband bypass terminal; connects to low-inductance ground plane for stability across 1930–1990 MHz. |
| 3 | VDDA | Carrier-side drain supply; must be tied to pin 6 (VDDB) and fed by single 30 Vdc source with ≥172 W capability. |
| 4 | RFoutA / VDSA | Carrier amplifier RF output and drain node; DC-coupled, directly interfaces with output matching network. |
| 5 | RFoutB / VDSB | Peaking amplifier RF output and drain node; DC-coupled, requires separate output impedance transformation for Doherty combiner. |
| 6 | VDDB | Peaking-side drain supply; electrically tied to pin 3; shared VDD simplifies power delivery but mandates balanced current sharing. |
Key Features
| Feature | Design Value |
|---|---|
| In-package asymmetrical Doherty architecture | Eliminates need for external Doherty combiner/splitter; reduces PCB area, insertion loss, and phase-matching sensitivity in macrocell PA layouts. |
| Wide instantaneous bandwidth support | 60 MHz flat gain (±0.3 dB) across 1930–1990 MHz enables single PA module coverage of multiple LTE bands without hardware reconfiguration. |
| Extended negative VGS range (–6.0 V) | Enables robust Class C peaking operation with deep cutoff control, improving back-off efficiency and linearity at 6–10 dB PAPR. |
| High VSWR tolerance (10:1) | Withstands antenna mismatch events without parameter shift or failure-critical for remote radio head deployments with variable cable/weather effects. |
| Digital predistortion (DPD) readiness | Low AM/PM distortion (–29° max) and stable small-signal S-parameters simplify DPD coefficient extraction and convergence in real-time adaptive systems. |
Applications
| Macrocell Base Station Transmitter | 5G NR Massive MIMO Active Antenna Unit |
|---|---|
|
Use Scenario: High-power final-stage amplifier in 4T4R or 8T8R outdoor macrocell radios operating in Band 2/25/41. IC Role / Device Role / Timing Role: Dual-path Doherty RF power transistor delivering 81 W avg. output with DPD linearization; handles W-CDMA/LTE/5G NR waveforms with 9.9 dB PAR. Use Value: Achieves >49% drain efficiency at full output, reducing cooling requirements and AC power draw in energy-constrained cell sites. |
Use Scenario: Integrated PA module within active antenna array housing, where size, thermal density, and broadband performance are critical. IC Role / Device Role / Timing Role: Asymmetrical Doherty core providing carrier/peaking amplification per TRX chain; supports 100+ MHz instantaneous bandwidth for wideband 5G NR FR1 signals. Use Value: Enables single-chip PA solution per antenna element, minimizing interconnect loss and phase skew versus discrete multi-transistor approaches. |
| Remote Radio Head (RRH) | Private LTE/5G Network Infrastructure |
|
Use Scenario: Compact, thermally constrained RRH unit mounted on tower or pole, requiring high reliability under wide ambient temperature swings. IC Role / Device Role / Timing Role: Final-stage RF power device biased for asymmetrical Doherty operation; withstands 10:1 VSWR events during antenna detuning or weather-induced impedance shifts. Use Value: Eliminates need for external circulators/isolators, lowering bill-of-materials cost and insertion loss in the RF front-end chain. |
Use Scenario: Industrial campus or utility grid private wireless network using licensed spectrum in 1930–1990 MHz band. IC Role / Device Role / Timing Role: High-efficiency PA core for mission-critical communications infrastructure requiring >20-year field life and minimal maintenance. Use Value: MTTF validated via NXP's electromigration calculator; junction temperature derating ensures >1 million hours MTBF at TC = 81°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| A3T19H455W23SR5 | R5 suffix denotes 75-unit tape-and-reel packaging; identical electrical specs, thermal performance, and pinout as A3T19H455W23SR6. | No functional difference; selected for lower-volume prototyping or evaluation builds where 75-unit reels align with assembly planning. | Choose A3T19H455W23SR5 only when reel quantity matches production batch sizing; otherwise A3T19H455W23SR6 (150 units) offers better logistics efficiency. |
| MRF6VP2600HR5 | 600 W CW GaN HEMT; higher P3dB (63 dBm), wider bandwidth (1805–2200 MHz), but requires external Doherty combiner and separate bias sequencing. | Targeted at higher-power macrocells (>200 W avg.) or mmWave fronthaul; lacks integrated asymmetrical Doherty topology and internal input/output matching. | Select MRF6VP2600HR5 only when scaling beyond 81 W avg. or extending into Band 40/41; A3T19H455W23SR6 remains optimal for cost- and size-constrained 81 W Doherty implementations. |
Compared with A3T19H455W23SR5, the R6 variant provides double the reel quantity for production continuity; compared with MRF6VP2600HR5, the A3T19H455W23SR6 delivers integrated Doherty functionality, lower system-level component count, and proven W-CDMA/LTE linearity without external combiner design effort.
Availability
A3T19H455W23SR6 is available at Aetrix Electronics and suitable for macrocell base station transmitters, 5G NR active antenna units, remote radio heads, and private LTE infrastructure requiring stable component supply, long-lifecycle assurance, and traceable sourcing.
Supply support for A3T19H455W23SR6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and communications markets, with deep expertise in RF power technologies since the Philips era.
The A3T19H455W23SR6 belongs to NXP's AIRFAST RF Power LDMOS family, engineered specifically for energy-efficient, digitally predistorted cellular infrastructure amplifiers operating in sub-6 GHz licensed bands.
FAQ
What is the maximum continuous drain voltage rating for the A3T19H455W23SR6?
The A3T19H455W23SR6 has a maximum drain-source voltage rating (VDSS) of +65 Vdc and –0.5 Vdc. This rating applies under all operating conditions, including transient VSWR events. Exceeding +65 Vdc risks permanent gate oxide damage, while negative excursions below –0.5 Vdc may induce parasitic turn-on in the body diode. The recommended operating VDD is 30 Vdc, with absolute maximum at 32 Vdc per Table 1.
How is the A3T19H455W23SR6 biased for asymmetrical Doherty operation?
The A3T19H455W23SR6 requires independent DC biasing of its Carrier (Side A) and Peaking (Side B) paths. VGSA is typically set between 2.2–3.0 Vdc to establish IDQA = 540 mA, while VGSB is biased at 0.6 Vdc to maintain the peaking transistor near pinch-off until signal envelope exceeds threshold. Both VDDA (pin 3) and VDDB (pin 6) must be tied together and supplied by a single 30 Vdc source capable of delivering ≥172 W.
Does the A3T19H455W23SR6 require external input/output matching networks?
No-the A3T19H455W23SR6 is internally matched on both input and output per Table 5 note 2. Its 50 Ω-compatible design allows direct integration into standard 50 Ω test fixtures and production PA layouts without discrete matching components. However, fine-tuning networks may still be used to optimize ACPR or efficiency at band edges, particularly for narrowband deployment.
What thermal interface material is recommended for mounting the A3T19H455W23SR6?
NXP recommends solder reflow attachment per Application Note AN1908 for the A3T19H455W23SR6's ACP-1230S-4L2S package. Use high-thermal-conductivity solder (e.g., Sn96.5Ag3.0Cu0.5) with controlled reflow profile to ensure void-free bonding to the copper thermal pad. Thermal grease or phase-change pads are not recommended-they increase RθJC beyond the specified 0.14 °C/W and risk delamination under thermal cycling.
Can the A3T19H455W23SR6 operate reliably at case temperatures above 100°C?
Yes-the A3T19H455W23SR6 is rated for case operating temperature (TC) up to +150°C per Table 1. However, its 81 W average power rating assumes TC ≤ 81°C. At higher case temperatures, output power must be derated linearly: for every 1°C above 81°C, maximum allowable Pout decreases by 0.7 W (from Table 1 derating factor). Operation at TC = 125°C limits safe average output to approximately 49 W.
A3T19H455W23SR6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
A3T19H455W23SR6 FAQ
1.How can I place an order for A3T19H455W23SR6 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3T19H455W23SR6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3T19H455W23SR6 reliable?
The price and inventory of A3T19H455W23SR6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3T19H455W23SR6 is usually 5 days.
3.What payment methods are accepted for A3T19H455W23SR6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3T19H455W23SR6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3T19H455W23SR6?
A3T19H455W23SR6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3T19H455W23SR6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3T19H455W23SR6?
For technical support, including A3T19H455W23SR6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3T19H455W23SR6 requirements.
6.How does Aetrix verify that A3T19H455W23SR6 is sourced from the original manufacturer or authorized distributors?
All A3T19H455W23SR6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3T19H455W23SR6 meets industry standards.
7.What is the process for return or replacement of A3T19H455W23SR6?
All A3T19H455W23SR6 units undergo pre-shipment inspection (PSI). If there is an issue with A3T19H455W23SR6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3T19H455W23SR6 part is unused and in its original packaging.
Return procedure for A3T19H455W23SR6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3T19H455W23SR6 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
