NXP Semiconductors A3T21H456W23SR6
- Part No.:
- A3T21H456W23SR6
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
A3T21H456W23SR6.pdf
- Description:
- RF MOSFET LDMOS
- Quantity:
- Payment:

- Shipping:

Inventory:6,690
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3T21H456W23SR6 from NXP Semiconductors is an asymmetrical Doherty RF power LDMOS transistor optimized for cellular base station amplifiers operating in the 2110–2200 MHz band. It delivers 87 W average output power at 30 Vdc with 49.5% drain efficiency and 15.5 dB power gain at 2170 MHz under W-CDMA signal conditions (PAR = 9.9 dB), supporting digital predistortion and high-VSWR resilience.
For engineers reviewing the A3T21H456W23SR6 datasheet, A3T21H456W23SR6 pinout, A3T21H456W23SR6 application, or A3T21H456W23SR6 equivalent, key selection criteria include its dual-gate Doherty architecture, –6.0 to +10 V gate voltage range, 0.14 °C/W junction-to-case thermal resistance, and validated 10:1 load mismatch tolerance at pulsed 550 W output.
Technical Context
This device implements a monolithic dual-channel LDMOS structure with physically separate carrier (Side A) and peaking (Side B) transistors in a single ACP-1230S-4L2S air-cavity package. Its asymmetrical Doherty configuration enables wide instantaneous bandwidth across 90 MHz while maintaining high efficiency at back-off power levels typical of modern OFDMA and W-CDMA signals.
The A3T21H456W23SR6 integrates internal input/output matching networks and supports independent DC biasing of both gates: VGSA(Q) = 2.6 V (typ.) for the carrier path and VGSB = 0.35 Vdc for the peaking path. Its –20° AM/PM distortion at P3dB and 0.2 dB gain flatness over 90 MHz bandwidth are measured under full 87 W avg. W-CDMA operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2110–2200 MHz: Full rated performance across 90 MHz instantaneous bandwidth for LTE TDD and 5G NR n1/n34 bands. |
| Average Output Power | 87 W @ 30 Vdc, 800 mA IDQA, 9.9 dB PAR: Sustained linear output for multi-carrier W-CDMA with DPD correction. |
| Drain Efficiency | 49.5% (typ.) at 2170 MHz: Reduces thermal load and power supply requirements in macro base station PA stages. |
| Power Gain | 15.5 dB (typ.) at 2170 MHz: Enables compact two-stage PA architectures without intermediate gain boosting. |
| Junction-to-Case Thermal Resistance | 0.14 °C/W: Supports high-power operation at TC = 79°C with minimal heatsink mass in outdoor cabinet deployments. |
| Load Mismatch Tolerance | 10:1 VSWR at 32 Vdc, 550 W pulsed: Ensures robust operation under antenna detuning or cable fault conditions. |
| Gate Voltage Range | –6.0 to +10 V: Enables deep Class C peaking operation and stable bias control under temperature drift. |
Pinout & Package
Package: ACP-1230S-4L2S - air-cavity ceramic/metal flanged package with integrated thermal slug, designed for high-power RF amplifier modules requiring low thermal resistance and hermetic reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RFinA / VGSA | Carrier amplifier RF input and gate bias terminal; DC-coupled, internally matched to 50 Ω. |
| 2 | VBWA | Carrier-side broadband bypass terminal for gate decoupling; connects to local ground plane via low-inductance path. |
| 3 | VDDA | Carrier drain supply terminal; accepts 30 Vdc supply with current feed path for CW/pulsed operation. |
| 4 | RFinB / VGSB | Peaking amplifier RF input and gate bias terminal; DC-coupled, independently adjustable for Doherty tuning. |
| 5 | VBWB | Peaking-side broadband bypass terminal; isolated from VBWA to prevent inter-stage coupling. |
| 6 | VDDA/VDDB | Shared drain supply terminal; VDDA and VDDB must be tied externally and powered by single 30 Vdc source per datasheet note. |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetrical Doherty Architecture | Enables 49.5% efficiency at 6 dB back-off with 87 W avg. output-critical for energy-efficient macro cell sites. |
| Internal Input/Output Matching | Eliminates external matching networks at 2110–2200 MHz, reducing PCB area and assembly cost in PA modules. |
| Enhanced Negative VGS Range | –6.0 V capability allows precise peaking gate bias control for optimal Doherty knee point alignment. |
| High-VSWR Robustness | Validated 10:1 load mismatch survival at 550 W pulsed ensures field reliability in real-world antenna environments. |
| Digital Predistortion Compatibility | –32.0 dBc ACPR at 2200 MHz and –20° AM/PM enable clean wideband linearization with standard DPD algorithms. |
Applications
| Macro Base Station Transmitter | 5G NR TDD Remote Radio Head |
|---|---|
|
Use Scenario: High-power final stage in 4T4R or 8T8R MIMO base station radios covering Band 1 (2110–2170 MHz) and Band 34 (2010–2025 MHz). IC Role / Device Role / Timing Role: Dual-path Doherty RF power transistor delivering 87 W avg. output per channel with integrated bias control. Use Value: Achieves >48% efficiency across 90 MHz bandwidth, reducing cooling requirements and OPEX in outdoor cabinets. |
Use Scenario: Compact, thermally efficient PA module in fronthaul-constrained RRH units deployed on utility poles or rooftops. IC Role / Device Role / Timing Role: Monolithic carrier+peaking LDMOS die enabling single-package 2110–2200 MHz amplification with no external matching. Use Value: 0.14 °C/W RθJC allows operation at TC = 79°C without forced air, simplifying mechanical design and IP65 sealing. |
| W-CDMA Multi-Carrier Amplifier | Digital Predistortion Reference Platform |
|
Use Scenario: Linearized 4-carrier W-CDMA amplifier in legacy UMTS infrastructure upgrades requiring PAR handling up to 9.9 dB. IC Role / Device Role / Timing Role: Asymmetrical Doherty transistor biased for 800 mA IDQA and 0.35 V VGSB to optimize back-off linearity. Use Value: –31.3 dBc ACPR at 2170 MHz meets 3GPP TS 25.104 spectral mask without excessive DPD complexity. |
Use Scenario: Validation platform for DPD algorithm development targeting 5G NR 100 MHz channels in 2.1 GHz band. IC Role / Device Role / Timing Role: High-fidelity RF power device with characterized AM/PM (–20°) and IMD inflection (210 MHz VBWres) for model training. Use Value: Consistent 0.2 dB gain flatness and <0.005 dB/°C drift enable repeatable lab measurements across temperature sweeps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF6V2150N | Single-ended LDMOS, 150 W CW, 2110–2170 MHz; no integrated Doherty architecture or peaking gate. | Requires external Doherty combiner and separate peaking transistor; higher board area and thermal management complexity. | Select when legacy single-ended PA topology or lower-cost discrete implementation is prioritized over integration. |
| AFM35H250-100F | Gallium nitride HEMT, 100 W avg., 2110–2200 MHz; higher gain (17.2 dB) but narrower safe operating area at high VSWR. | Limited to 6:1 VSWR tolerance per datasheet; requires more conservative output network design for antenna mismatch scenarios. | Select when maximum gain and efficiency at 2140 MHz are critical, and system-level VSWR protection is implemented externally. |
Compared with MRF6V2150N and AFM35H250-100F, the A3T21H456W23SR6 uniquely integrates carrier and peaking paths with validated 10:1 VSWR survival and factory-tuned Doherty bias points-reducing design risk and time-to-market for 5G macro PA modules.
Availability
A3T21H456W23SR6 is available at Aetrix Electronics and suitable for macro base station transmitters, 5G remote radio heads, and W-CDMA multi-carrier amplifiers requiring stable component supply, long-term lifecycle support, and traceable sourcing for Tier-1 infrastructure OEMs.
Supply support for A3T21H456W23SR6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and communications markets, with core expertise in RF power technologies since the Philips era.
The A3T21H456W23SR6 belongs to NXP's AIRFAST® family of RF power transistors, engineered specifically for energy-efficient, thermally robust, and digitally linearizable cellular infrastructure PAs operating in sub-6 GHz bands.
FAQ
What is the recommended gate bias configuration for A3T21H456W23SR6 in asymmetrical Doherty mode?
The A3T21H456W23SR6 requires VGSA(Q) = 2.6 V (typ.) for the carrier path and VGSB = 0.35 Vdc for the peaking path under 87 W avg. W-CDMA conditions. These values are validated in NXP's Doherty test fixture and ensure optimal knee point alignment and efficiency at 6 dB back-off. The A3T21H456W23SR6 datasheet specifies that VGSB must remain stable within ±0.05 V to maintain Doherty linearity, and both gates are DC-coupled per Figure 1.
Does A3T21H456W23SR6 require external input/output matching networks?
No, the A3T21H456W23SR6 is internally matched for 50 Ω operation across 2110–2200 MHz, eliminating the need for external matching components in standard PA designs. This is confirmed in Table 5 notes and functional test conditions. However, the A3T21H456W23SR6 test circuit (Figure 2) uses external capacitors for harmonic filtering and DC blocking-these are not impedance-matching elements but serve stability and bias integrity functions.
What is the maximum continuous drain voltage rating for A3T21H456W23SR6?
The A3T21H456W23SR6 has a maximum drain-source voltage rating of +65 Vdc (VDSS), as specified in Table 1. Its recommended operating voltage is 30 Vdc (VDD), with absolute maximum VDD = 32 Vdc. Exceeding 32 Vdc risks permanent damage, and operation above 30 Vdc requires derating per thermal limits. The A3T21H456W23SR6's safe operating area is defined up to 32 Vdc, 87 W avg., and TC ≤ 79°C.
How does A3T21H456W23SR6 handle load mismatch in field deployments?
The A3T21H456W23SR6 is tested and guaranteed to survive 10:1 VSWR at 32 Vdc and 550 W pulsed output power without degradation, per Table 4 load mismatch test conditions. This robustness stems from its lateral LDMOS structure and optimized field plate design. In real-world macro site deployments, the A3T21H456W23SR6 maintains functionality during antenna icing, connector corrosion, or cable faults where VSWR exceeds 3:1-enabling higher system uptime than non-hardened RF transistors.
Is A3T21H456W23SR6 compatible with standard lead-free reflow profiles?
Yes, the A3T21H456W23SR6 is qualified for lead-free solder reflow per JEDEC J-STD-020, with peak temperature up to 260°C. NXP Application Note AN1908 details the recommended 8-step reflow profile, including preheat, soak, ramp-up, and cooling phases specific to the ACP-1230S-4L2S package. The A3T21H456W23SR6's ceramic/metal construction and thermal slug ensure reliable attachment without voiding or delamination when AN1908 guidelines are followed.
A3T21H456W23SR6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
A3T21H456W23SR6 FAQ
1.How can I place an order for A3T21H456W23SR6 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3T21H456W23SR6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3T21H456W23SR6 reliable?
The price and inventory of A3T21H456W23SR6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3T21H456W23SR6 is usually 5 days.
3.What payment methods are accepted for A3T21H456W23SR6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3T21H456W23SR6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3T21H456W23SR6?
A3T21H456W23SR6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3T21H456W23SR6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3T21H456W23SR6?
For technical support, including A3T21H456W23SR6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3T21H456W23SR6 requirements.
6.How does Aetrix verify that A3T21H456W23SR6 is sourced from the original manufacturer or authorized distributors?
All A3T21H456W23SR6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3T21H456W23SR6 meets industry standards.
7.What is the process for return or replacement of A3T21H456W23SR6?
All A3T21H456W23SR6 units undergo pre-shipment inspection (PSI). If there is an issue with A3T21H456W23SR6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3T21H456W23SR6 part is unused and in its original packaging.
Return procedure for A3T21H456W23SR6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3T21H456W23SR6 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
