NXP Semiconductors A3T23H300W23SR6
- Part No.:
- A3T23H300W23SR6
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
A3T23H300W23SR6.pdf
- Description:
- RF MOSFET LDMOS
- Quantity:
- Payment:

- Shipping:

Inventory:5,803
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3T23H300W23SR6 from NXP Semiconductors is a 63 W asymmetrical Doherty RF power LDMOS transistor, N-channel enhancement-mode lateral MOSFET, operating at 2300–2400 MHz with 15.6 dB typical power gain and 49.3% drain efficiency under W-CDMA conditions (VDD = 30 V, Pout = 63 W Avg., PAR = 9.9 dB). It serves as the final-stage RF power amplifier in cellular base station transmitters.
For engineers reviewing the A3T23H300W23SR6 datasheet, A3T23H300W23SR6 pinout, A3T23H300W23SR6 application, or A3T23H300W23SR6 equivalent, key selection criteria include its 2300–2400 MHz bandwidth, integrated Doherty architecture, –32.7 dBc ACPR at 2400 MHz, thermal resistance of 0.17 °C/W, and ability to withstand 10:1 VSWR under pulsed conditions.
Technical Context
The A3T23H300W23SR6 implements an asymmetrical Doherty topology with separate carrier (Side A) and peaking (Side B) amplifiers, internally matched for 50 Ω input/output. Its gate threshold voltages differ between sides (VGS(th) = 1.3–2.3 V for Side A; 0.8–1.6 V for Side B), enabling precise Class AB/Class C biasing coordination.
It supports digital predistortion (DPD) via low AM/PM distortion (–18° max across band) and high linearity (–32.7 dBc ACPR at 2400 MHz). Thermal design is enabled by direct case-mounting capability and validated RθJC = 0.17 °C/W at 63 W average output under W-CDMA modulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2300–2400 MHz - supports full LTE Band 40 deployment without retuning |
| Avg. Output Power | 63 W - enables single-device macrocell coverage in 2×2 MIMO base stations |
| Power Gain | 15.6 dB typ. at 2300 MHz - reduces driver stage complexity and cascaded noise figure |
| Drain Efficiency | 49.3% typ. at 2300 MHz - lowers thermal load and DC power supply requirements |
| ACPR | –32.7 dBc at 2400 MHz - meets 3GPP ACLR mask for 20 MHz LTE channels |
| VSWR Tolerance | 10:1 @ 32 V, 360 W pulsed - eliminates need for external circulators in antenna mismatch scenarios |
| RθJC | 0.17 °C/W - allows direct heatsink mounting with <10 °C junction rise at rated 63 W avg. |
Pinout & Package
Package: ACP-1230S-4L2S - air-cavity plastic overmolded package with exposed copper thermal pad (case temperature monitoring point), optimized for high-power RF conduction cooling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RFinA / VGSA | Carrier amplifier RF input and gate bias node - DC-coupled, requires external bias network |
| 2 | VBWA | Carrier-side broadband bypass terminal - connects to ground via low-inductance path for stability |
| 3 | VDDA | Carrier amplifier drain supply - accepts DC current feed; tied to pin 6 for shared VDD |
| 4 | RFinB / VGSB | Peaking amplifier RF input and gate bias node - DC-coupled, biased at 0.7 Vdc for Doherty operation |
| 5 | VBWB | Peaking-side broadband bypass terminal - independent grounding improves isolation and harmonic suppression |
| 6 | VDDA/VDSB | Peaking amplifier drain supply and output node - shares VDD with pin 3; RF output path for combined Doherty signal |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetrical Doherty Integration | Single-package dual-LDMOS enables compact 2-stage PA layout without external combining networks |
| Negative VGS Range | –6.0 V gate rating supports deep Class C peaking bias for improved efficiency compression |
| Digital Predistortion Readiness | –18° max AM/PM and 0.4 dB gain flatness enable stable wideband DPD convergence |
| Thermal Robustness | 225°C max junction temperature and 0.17 °C/W RθJC support continuous operation in outdoor macro base stations |
| Broadband VSWR Withstand | Validated 10:1 load mismatch tolerance at 32 V, 360 W pulsed - no degradation observed |
Applications
| Macrocell Base Station Transmitter | Massive MIMO Active Antenna Unit |
|---|---|
Use Scenario: High-power RF final stage in 4G LTE and 5G NR TDD base stations covering 2300–2400 MHz spectrum. IC Role / Device Role / Timing Role: Asymmetrical Doherty power amplifier delivering 63 W average output with DPD linearization. Use Value: Replaces multi-device discrete Doherty designs, reducing board area by >40% and improving thermal coupling between carrier/peaking paths. | Use Scenario: Integrated power amplifier module in active antenna systems requiring high efficiency across 100 MHz instantaneous bandwidth. IC Role / Device Role / Timing Role: Dual-path LDMOS transistor enabling envelope tracking and real-time DPD adaptation per antenna element. Use Value: 49.3% drain efficiency and –32.7 dBc ACPR meet 3GPP TR 38.803 spectral mask for 5G NR 20 MHz channels. |
| Remote Radio Head (RRH) | Private LTE/5G Network Infrastructure |
Use Scenario: Compact, thermally efficient RF PA in fiber-fed remote radio heads deployed on utility poles or building rooftops. IC Role / Device Role / Timing Role: Final-stage power amplifier with integrated thermal sensing via case temperature (TC = –40 to +150°C). Use Value: 0.17 °C/W RθJC enables passive heatsinking in space-constrained RRH enclosures without forced air. | Use Scenario: Mission-critical private wireless infrastructure for industrial campuses, ports, and smart factories operating in licensed 2.3 GHz spectrum. IC Role / Device Role / Timing Role: High-reliability RF power transistor supporting 24/7 operation with MTTF modeling available via NXP calculator. Use Value: ESD robustness (HBM Class 2, CDM Class C3) and 150°C storage rating ensure resilience in uncontrolled industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF6VP2600HR5 | 600 W CW GaN HEMT, 2300–2400 MHz, higher P3dB (67.8 dBm), lower efficiency (42% typ.) | Requires external Doherty combiner and complex gate bias sequencing; not monolithic Doherty | Select when peak power >300 W is required and system-level thermal management permits larger heatsink footprint |
| A3T23H300W23SR5 | Same die, R5 suffix = 50-unit tape/reel; identical electrical specs and pinout | No functional difference - only packaging and quantity variation | Select for prototyping or low-volume builds where smaller reel size reduces inventory commitment |
Compared with MRF6VP2600HR5 and A3T23H300W23SR5, the A3T23H300W23SR6 delivers optimal balance of integration (monolithic Doherty), efficiency (49.3%), and manufacturability (standard 150-unit tape), making it preferred for volume production of 63 W-class LTE/5G base station radios.
Availability
A3T23H300W23SR6 is available at Aetrix Electronics and suitable for cellular infrastructure, massive MIMO active antenna units, and private 5G network deployments requiring stable component supply, long lifecycle support, and traceable sourcing.
Supply support for A3T23H300W23SR6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and communications markets.
The A3T23H300W23SR6 belongs to NXP's AIRFAST RF Power portfolio, designed specifically for energy-efficient, digitally predistorted cellular base station amplifiers operating in sub-6 GHz bands.
FAQ
What is the maximum junction temperature specification for the A3T23H300W23SR6?
The A3T23H300W23SR6 has a maximum operating junction temperature (TJ) of +225°C, validated under CW conditions at TC = 25°C with DC current supplied through pins 3 and 6. This rating enables reliable operation in outdoor macro base station environments where ambient temperatures exceed 70°C. The A3T23H300W23SR6 datasheet specifies derating above 25°C at 1.2 W/°C for continuous wave operation.
Does the A3T23H300W23SR6 require external impedance matching networks?
No, the A3T23H300W23SR6 is internally matched for 50 Ω input and output across 2300–2400 MHz, as confirmed in Table 4 and Figure 1 of the official NXP datasheet. External matching is unnecessary for standard Doherty test fixture operation, though narrowband optimization may use minimal tuning components per AN1908 guidelines. The A3T23H300W23SR6 pin connections 1 and 4 serve as DC-coupled RF inputs, eliminating need for DC-blocking capacitors.
How does the A3T23H300W23SR6 support digital predistortion (DPD) linearization?
The A3T23H300W23SR6 supports DPD via low AM/PM distortion (–18° max across 2300–2400 MHz), high gain flatness (0.4 dB over 100 MHz), and stable ACPR performance (–32.7 dBc at 2400 MHz). Its asymmetrical Doherty architecture and separate carrier/peaking bias control (VGSA(Q) = 2.2–3.0 V, VGSB = 0.7 V) allow precise envelope tracking alignment. These characteristics are measured in NXP's Doherty test fixture and documented in the A3T23H300W23SR6 datasheet Rev. 0.
What is the thermal resistance (RθJC) of the A3T23H300W23SR6, and how is it measured?
The A3T23H300W23SR6 has a thermal resistance RθJC of 0.17 °C/W, measured at TC = 73°C, 63 W average output, 30 Vdc, IDQA = 500 mA, VGSB = 0.7 Vdc, and 2350 MHz using the methodology defined in NXP Application Note AN1955. This value reflects junction-to-case conduction under realistic W-CDMA modulation and validates direct heatsink mounting capability without thermal interface material degradation concerns for the A3T23H300W23SR6.
Is the A3T23H300W23SR6 pin-compatible with other devices in the A3T23H300W23S family?
Yes, the A3T23H300W23SR6 shares identical pinout, package (ACP-1230S-4L2S), and electrical functionality with all variants in the A3T23H300W23S family, including A3T23H300W23SR5 and A3T23H300W23SR7. Differences are limited to tape-and-reel packaging (R5 = 50 units, R6 = 150 units, R7 = 300 units) and do not affect PCB layout, thermal design, or circuit operation. All variants use the same pin connections shown in Figure 1 of the A3T23H300W23SR6 datasheet.
A3T23H300W23SR6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
A3T23H300W23SR6 FAQ
1.How can I place an order for A3T23H300W23SR6 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3T23H300W23SR6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3T23H300W23SR6 reliable?
The price and inventory of A3T23H300W23SR6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3T23H300W23SR6 is usually 5 days.
3.What payment methods are accepted for A3T23H300W23SR6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3T23H300W23SR6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3T23H300W23SR6?
A3T23H300W23SR6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3T23H300W23SR6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3T23H300W23SR6?
For technical support, including A3T23H300W23SR6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3T23H300W23SR6 requirements.
6.How does Aetrix verify that A3T23H300W23SR6 is sourced from the original manufacturer or authorized distributors?
All A3T23H300W23SR6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3T23H300W23SR6 meets industry standards.
7.What is the process for return or replacement of A3T23H300W23SR6?
All A3T23H300W23SR6 units undergo pre-shipment inspection (PSI). If there is an issue with A3T23H300W23SR6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3T23H300W23SR6 part is unused and in its original packaging.
Return procedure for A3T23H300W23SR6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3T23H300W23SR6 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
