NXP Semiconductors A3T23H450W23SR6
- Part No.:
- A3T23H450W23SR6
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
A3T23H450W23SR6.pdf
- Description:
- RF MOSFET LDMOS
- Quantity:
- Payment:

- Shipping:

Inventory:3,904
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A3T23H450W23SR6 from NXP Semiconductors is an asymmetrical Doherty RF power LDMOS transistor with N-channel enhancement-mode lateral structure, rated for 87 W average output power at 30 Vdc, operating across 2300–2400 MHz in cellular base station power amplifier stages. It delivers 14.7 dB power gain and 47.0% drain efficiency under W-CDMA single-carrier conditions (PAR = 9.9 dB), with –30.7 dBc ACPR at 2300 MHz.
For engineers reviewing the A3T23H450W23SR6 datasheet, A3T23H450W23SR6 pinout, A3T23H450W23SR6 application, or A3T23H450W23SR6 equivalent, key selection criteria include its dual-gate Doherty architecture, 0.15 °C/W junction-to-case thermal resistance, 2300–2400 MHz instantaneous bandwidth, and ability to withstand 10:1 VSWR under pulsed CW conditions without degradation.
Technical Context
The A3T23H450W23SR6 implements a monolithic two-path Doherty topology with physically separate carrier (Side A) and peaking (Side B) transistors in a single ACP-1230S-4L2S air-cavity package. Gate threshold voltages differ between paths (VGS(th) = 1.3–2.3 V for Side A; 0.8–1.6 V for Side B), enabling precise bias control for asymmetrical operation.
It features internal input/output matching, DC-coupled RF outputs (pins 4 and 5), and dual-drain supply capability (VDD applied via pins 3 and 6). The device supports digital predistortion (DPD) with measured AM/PM distortion of –21° at P3dB and 0.25 dB gain flatness over 100 MHz bandwidth at 87 W avg.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2300–2400 MHz - supports full-band LTE Band 40 deployment without tuning |
| Avg. Output Power | 87 W @ 30 Vdc - enables high-efficiency macro base station PA stages |
| Power Gain (Gps) | 14.7 dB typ. @ 2300 MHz - reduces driver stage complexity and cascaded noise figure |
| Drain Efficiency (ηD) | 47.0% typ. @ 87 W avg. - lowers thermal load and cooling requirements |
| ACPR | –30.7 dBc @ ±5 MHz offset - meets 3GPP ACLR mask for LTE 20 MHz channels |
| RθJC | 0.15 °C/W - enables compact heatsink design for high-power density layouts |
| VSWR Tolerance | Withstands 10:1 load mismatch at 32 Vdc, 501 W pulsed CW - improves system robustness in antenna mismatch events |
Pinout & Package
Package: ACP-1230S-4L2S - air-cavity ceramic/metal flanged package with integrated thermal slug, optimized for RF power dissipation and broadband impedance stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | RFinA / VGSA | Carrier path gate input - accepts DC-biased RF drive; requires external bias network |
| 2 | VBWA | Carrier path bias voltage terminal - used for fine-tuning quiescent current IDQA |
| 3 | VDDA / Drain A | Carrier path drain supply - DC power entry point; must be tied to pin 6 |
| 4 | RFoutA / VDSA | Carrier path RF output - DC-coupled, internally matched to 50 Ω |
| 5 | RFoutB / VDSB | Peaking path RF output - DC-coupled, phase-aligned with pin 4 for Doherty combiner |
| 6 | VDDB / Drain B | Peaking path drain supply - tied to pin 3 for single-rail VDD operation |
Key Features
| Feature | Design Value |
|---|---|
| Asymmetrical Doherty Architecture | Enables 87 W avg. output with 47% efficiency at 2300–2400 MHz while maintaining linearity for DPD-enabled systems |
| Wide Instantaneous Bandwidth | 100 MHz flat gain bandwidth (0.25 dB variation) supports multi-carrier LTE and 5G NR FR1 channel aggregation |
| Enhanced Negative VGS Range | –6.0 Vdc gate rating allows deep Class C peaking bias for improved back-off efficiency |
| High VSWR Robustness | No degradation at 10:1 mismatch under 32 Vdc, 501 W pulsed CW - eliminates need for external circulators in outdoor macro sites |
| Integrated Input/Output Matching | Reduces external matching component count and PCB area; simplifies layout for 50 Ω system integration |
Applications
| Macro Cellular Base Station PA | Active Antenna System (AAS) Transceiver Module |
|---|---|
|
Use Scenario: High-power remote radio head (RRH) supporting 4×4 MIMO LTE-Advanced in Band 40 (2300–2400 MHz). IC Role / Device Role / Timing Role: Final-stage Doherty power amplifier delivering 87 W avg. per chain with DPD correction. Use Value: Achieves 47% drain efficiency at full output, reducing power supply and thermal management overhead in space-constrained RRH enclosures. |
Use Scenario: Integrated active antenna unit with eight transmit chains operating across 2300–2400 MHz for urban small-cell densification. IC Role / Device Role / Timing Role: Dual-path RF power transistor enabling compact, thermally efficient per-chain amplification. Use Value: 0.15 °C/W RθJC and 100 MHz bandwidth allow tight channel spacing and high spectral efficiency without inter-chain thermal coupling. |
| 5G NR Sub-6 GHz Massive MIMO PA | High-Efficiency Remote Radio Unit (RRU) |
|
Use Scenario: 64T64R massive MIMO array requiring linear, broadband amplification for 5G NR FR1 in n40/n77 bands. IC Role / Device Role / Timing Role: Asymmetrical Doherty PA core supporting 9.9 dB PAR signals with –30.7 dBc ACPR. Use Value: –21° AM/PM distortion at P3dB enables effective DPD convergence, improving EVM performance below 3.5% at 256-QAM. |
Use Scenario: Outdoor-rated RRU deployed on cell towers with variable ambient temperature (–40°C to +60°C). IC Role / Device Role / Timing Role: Thermally robust RF power transistor operating up to +150°C case temperature with stable gain (0.004 dB/°C variation). Use Value: Maintains consistent output power and efficiency across temperature extremes, eliminating need for dynamic bias recalibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF6VP2450HR6 | 450 W CW-rated GaN HEMT; higher P3dB (66.5 dBm), wider bandwidth (1805–2200 MHz), no integrated Doherty architecture | Requires external Doherty combiner and bias sequencing; suited for custom high-efficiency macro PA designs | Select when >200 W peak power and GaN reliability at elevated temperature are required; not drop-in compatible |
| A3T23H450W23SR5 | Same die, R5 suffix indicates 75-unit tape-and-reel packaging; identical electrical and thermal specs | No functional difference; only logistics distinction for low-volume prototyping vs. production ramp | Choose R5 for evaluation and early design; R6 for volume manufacturing with 150-unit reels |
Compared with MRF6VP2450HR6 and A3T23H450W23SR5, the A3T23H450W23SR6 offers monolithic Doherty integration and optimized 2300–2400 MHz performance out-of-the-box, reducing design cycle time versus discrete GaN solutions while providing identical functionality to the R5 variant except for packaging quantity.
Availability
A3T23H450W23SR6 is available at Aetrix Electronics and suitable for macro cellular base stations, active antenna systems, 5G NR massive MIMO arrays, and remote radio units requiring stable component supply and long-term lifecycle support.
Supply support for A3T23H450W23SR6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, IoT, and communications infrastructure markets.
The A3T23H450W23SR6 belongs to NXP's AIRFAST RF Power portfolio, engineered specifically for energy-efficient, broadband, digitally predistorted cellular base station power amplifiers operating in licensed sub-6 GHz spectrum.
FAQ
What is the maximum continuous drain voltage rating for the A3T23H450W23SR6?
The A3T23H450W23SR6 has a maximum drain-source voltage rating (VDSS) of +65 Vdc and –0.5 Vdc. This rating applies under all operating conditions and defines the absolute limit for DC biasing of the drain terminals (pins 3 and 6). Exceeding +65 Vdc risks permanent device failure. The A3T23H450W23SR6 is specified for 30 Vdc nominal operation, with a maximum operating voltage (VDD) of 32 Vdc.
Does the A3T23H450W23SR6 require external input/output matching networks?
No, the A3T23H450W23SR6 is internally matched on both input and output to 50 Ω across 2300–2400 MHz, as confirmed in the datasheet's Functional Tests section and Table 5 notes. External matching is unnecessary for standard 50 Ω system integration, though narrowband optimization may use minimal shunt/stub elements. The A3T23H450W23SR6's integrated matching reduces bill-of-materials count and layout sensitivity compared to unmatched RF transistors.
What is the gate threshold voltage difference between the carrier and peaking paths of the A3T23H450W23SR6?
The A3T23H450W23SR6 exhibits distinct gate threshold voltages: Side A (carrier) has VGS(th) = 1.3–2.3 Vdc (typ. 1.8 Vdc), while Side B (peaking) has VGS(th) = 0.8–1.6 Vdc (typ. 1.2 Vdc). This intentional asymmetry enables independent bias control-VGSA(Q) is set to 2.2–3.0 Vdc for 650 mA quiescent current, whereas VGSB is biased at 0.65 Vdc to activate the peaking path only during signal peaks. This differential threshold is fundamental to the A3T23H450W23SR6's Doherty efficiency enhancement.
Can the A3T23H450W23SR6 operate with a single DC supply rail?
Yes, the A3T23H450W23SR6 supports single-rail operation: VDDA (pin 3) and VDDB (pin 6) must be tied together and powered by one 30 Vdc supply, as explicitly stated in Figure 2 note and Table 5 footnote. This simplifies power delivery design and ensures synchronized turn-on of both carrier and peaking paths. The A3T23H450W23SR6's pinout and internal routing are validated for this configuration, eliminating need for dual isolated supplies.
What thermal derating applies to the A3T23H450W23SR6 above 25°C case temperature?
The A3T23H450W23SR6 has a CW power rating of 166 W at TC = 25°C, derating linearly at 1.0 W/°C above that temperature. At 78°C case temperature (as used in RθJC measurement), the usable CW power drops to approximately 113 W. This derating is defined in Table 1 and directly impacts thermal design margin-engineers must ensure heatsink interface and airflow maintain TC ≤ 78°C for sustained 87 W avg. operation. The A3T23H450W23SR6's 0.15 °C/W RθJC enables accurate junction temperature prediction using TJ = TC + (Pdiss × RθJC).
A3T23H450W23SR6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
A3T23H450W23SR6 FAQ
1.How can I place an order for A3T23H450W23SR6 through Aetrix?
Please submit a Request for Quotation (RFQ) for A3T23H450W23SR6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A3T23H450W23SR6 reliable?
The price and inventory of A3T23H450W23SR6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A3T23H450W23SR6 is usually 5 days.
3.What payment methods are accepted for A3T23H450W23SR6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A3T23H450W23SR6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A3T23H450W23SR6?
A3T23H450W23SR6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A3T23H450W23SR6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A3T23H450W23SR6?
For technical support, including A3T23H450W23SR6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A3T23H450W23SR6 requirements.
6.How does Aetrix verify that A3T23H450W23SR6 is sourced from the original manufacturer or authorized distributors?
All A3T23H450W23SR6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A3T23H450W23SR6 meets industry standards.
7.What is the process for return or replacement of A3T23H450W23SR6?
All A3T23H450W23SR6 units undergo pre-shipment inspection (PSI). If there is an issue with A3T23H450W23SR6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A3T23H450W23SR6 part is unused and in its original packaging.
Return procedure for A3T23H450W23SR6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A3T23H450W23SR6 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
