Allegro MicroSystems A4930GETTR-T
- Part No.:
- A4930GETTR-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
A4930GETTR-T.pdf
- Description:
- IC MOTOR DRIVER 8V-36V 28QFN
- Quantity:
- Payment:

- Shipping:

Inventory:18,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A4930GETTR-T from Allegro MicroSystems is an AEC-Q100 qualified single-phase brushless DC fan pre-driver IC designed to control four external N-channel MOSFETs in high-current PWM fan applications. It integrates synchronous rectification, thermal shutdown with 15°C hysteresis, rotor lock detection, dead time protection, and dual regulated supplies (VREG5 at 5 V/15 mA and VREG8). It operates across –40°C to 105°C ambient and drives automotive cabin cooling fans.
For engineers reviewing the A4930GETTR-T datasheet, A4930GETTR-T pinout, A4930GETTR-T application, or A4930GETTR-T equivalent, key selection criteria include its 28-pin QFN-ET package with exposed thermal pad, 700–1300 ns programmable dead time, internal 15–27 kHz PWM frequency, Hall-based commutation support, and integrated lock detect timing via CLD capacitor.
Technical Context
The A4930GETTR-T implements a Hall-sensor-commutated full-bridge gate driver architecture with independent high-side (GHA/GHB) and low-side (GLA/GLB) outputs, each capable of sourcing/sinking ≥20 mA with 40 Ω pulldown resistance. Its control logic accepts either analog speed input (SIN/SMIN) or direct PWM input, converting duty cycle to a 1.5–3.5 V analog signal for current regulation.
Protection is implemented via multiple independent circuits: VBB undervoltage lockout (7.5–7.85 V enable threshold), VCP UVLO (5.4 V), thermal shutdown (165°C trip, 15°C hysteresis), and lock detect (programmable via CLD capacitor, 1 s on-time / 15 s off-time retry). Synchronous rectification is enabled during PWM off-cycles to bypass MOSFET body diodes and reduce power loss.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VBB Range | 8–36 V operating supply - supports 12 V automotive systems with headroom for load dump transients |
| Internal PWM Freq | 15–27 kHz - avoids audible noise while enabling efficient MOSFET switching |
| Dead Time | 700–1300 ns - prevents shoot-through in external N-MOSFET bridge |
| VREG5 Output | 4.7–5.3 V @ 10 mA - powers external Hall sensor with 15 mA current limit |
| TJ Max / TSD | 150°C max junction / 165°C shutdown - enables operation in under-hood environments |
| RθJA (4-layer) | 32 °C/W - requires minimum 0.7 in² copper area for full 7 mA IBB derating |
| Hall Input Range | 0.2–3 V common-mode, ±60 mVp-p AC - compatible with standard 3-wire Hall sensors |
Pinout & Package
Package: 28-pin QFN (5 mm × 5 mm, 0.90 mm nominal height) with exposed thermal pad (suffix ET); RoHS-compliant, 100% matte tin leadframe plating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VREG5 (Pin 1) | 5 V regulator output | Decoupled with 0.1 µF to GND; powers Hall sensor up to 15 mA |
| CLD (Pin 2) | Lock detect timing capacitor | Set tLD = CLD × 10 s/µF; triggers RD high on stalled rotor |
| FG (Pin 3) | Fan speed indicator output | Open-drain, active-low pulse per Hall transition - used for RPM feedback |
| RD (Pin 4) | Locked rotor fault flag | Open-drain high during lock detect; initiates 15:1 retry cycle |
| HP/HN (Pins 5/6) | Hall sensor differential inputs | Accept 10 mV typical Hall threshold with 5–35 mV hysteresis |
| CDEL (Pin 7) | Commutation delay adjust | Resistor sets advance time before Hall zero-crossing for smooth torque |
| PWM (Pin 8) | External PWM command input | 0–6 V logic-level input; converted to 1.5–3.5 V analog SIN signal |
| CPWM (Pin 9) | Internal oscillator capacitor | 470 pF sets ~21 kHz PWM frequency; determines motor acoustic profile |
| SIN (Pin 10) | Analog speed setpoint input | 200 kΩ impedance; 0–3.5 V range maps to 0–100% duty cycle |
| SMIN (Pin 11) | Minimum speed clamp input | Ensures fan never stops - lower voltage between SIN and SMIN selected |
| SS (Pin 12) | Soft start capacitor | 0.47 µF yields ~300 ms ramp-up - limits inrush current at startup |
| VREF (Pin 13) | Current limit reference | ITRIP = VREF / (5 × RSENSE); sets peak winding current via sense resistor |
| GND (Pins 14, 23) | Ground return paths | Must connect both pins + thermal pad to solid ground plane via vias |
| SENSE (Pin 15) | Motor current sense input | Connects to shunt resistor; enables overcurrent shutdown at 200–500 mV |
| GLB/GLA (Pins 16/17) | Low-side gate drivers | Drive sink-side N-MOSFET gates; 7–8.5 V swing relative to GND |
| VREG8 (Pin 18) | 8 V gate drive supply | Decoupled with 0.1 µF; powers low-side driver circuitry |
| SB/SA (Pins 19/21) | High-side source connections | Return path for high-side drivers; must be tied to VBB rail near MOSFETs |
| GHB/GHA (Pins 20/22) | High-side gate drivers | Drive source-side N-MOSFET gates; 7 V min swing relative to VBB |
| CP1/CP2 (Pins 24/25) | Charge pump terminals | Support external 0.22 µF/0.1 µF caps to generate >VBB gate drive voltage |
| VCP (Pin 26) | Charge pump reservoir | Monitored internally; fault disables outputs if <5.4 V relative to VBB |
| VBB (Pin 27) | Main motor supply input | 8–36 V range; absolute max 36 V - requires clamping diode for inductive kickback |
| NC (Pin 28) | No connection | Not bonded; leave unconnected |
| Pad | Exposed thermal pad | Mandatory GND connection via ≥4 thermal vias to inner ground plane |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | Enables low-loss current recirculation during PWM off-time by turning on appropriate low-side MOSFETs instead of relying on body diodes |
| Programmable lock detect | CLD capacitor sets precise 1–15 s lock timeout window; automatic retry prevents false shutdown in transient stalls |
| Dual regulated supplies | VREG5 (5 V/15 mA) powers Hall sensor; VREG8 (8 V) powers low-side drivers - eliminates need for external LDOs |
| Hall-based commutation | Accepts differential Hall inputs with 10 mV typical threshold and 5–35 mV hysteresis - ensures robust rotor position sensing |
| Soft start & current limiting | SS capacitor controls ramp rate; VREF and RSENSE set precise peak current - protects motor and MOSFETs at startup |
Applications
| Automotive HVAC Blower | Engine Bay Cooling Fan |
|---|---|
Use Scenario: Variable-speed cabin air blower in passenger vehicles requiring quiet, reliable airflow control across wide temperature ranges. IC Role / Device Role / Timing Role: Pre-driver controlling four external N-MOSFETs in full-bridge configuration; commutates based on Hall sensor feedback from fan motor. Use Value: AEC-Q100 qualification ensures reliability in automotive environments; synchronous rectification reduces MOSFET heating by >30% vs. diode-based recirculation. | Use Scenario: Radiator cooling fan in engine compartment where ambient temperatures reach 105°C and EMI immunity is critical. IC Role / Device Role / Timing Role: Gate driver managing high-current PWM switching with programmable dead time and thermal shutdown to prevent MOSFET failure. Use Value: 32 °C/W thermal resistance (4-layer PCB) enables stable operation at full load; VBB UVLO prevents erratic behavior during battery voltage sag. |
| Industrial Server Chassis Fan | Medical Diagnostic Equipment Cooling |
Use Scenario: High-reliability server chassis fan requiring precise speed control, locked-rotor protection, and long-term thermal stability. IC Role / Device Role / Timing Role: Fan controller interfacing with thermistor network via SIN/SMIN inputs; generates FG tachometer signal for system monitoring. Use Value: Soft start (300 ms typical) eliminates inrush current stress on 12 V supply rails; RD output provides fail-safe stall indication to host controller. | Use Scenario: Fan in MRI or ultrasound equipment where electromagnetic compatibility and silent operation are mandatory. IC Role / Device Role / Timing Role: Low-noise PWM driver using 21 kHz internal oscillator (via CPWM) to avoid audible frequencies; Hall-based commutation minimizes EMI. Use Value: 15–27 kHz adjustable PWM frequency suppresses acoustic noise; charge pump ensures consistent high-side drive regardless of VBB droop. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar single-phase BLDC fan pre-driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP6532DS-LF-Z | Integrated MOSFETs (no external FETs required); lower VBB max (28 V); no Hall input - uses back-EMF sensing | Best for space-constrained designs where external MOSFET layout is impractical; unsuitable for Hall-based motors | Select MP6532DS-LF-Z only when motor lacks Hall sensors and board area is limited. |
| DRV10983ZRTVT | Three-phase driver (not single-phase); includes integrated current sense amplifier; higher integration but incompatible pinout and control interface | Designed for three-phase BLDC fans - cannot substitute directly for A4930GETTR-T's single-phase Hall-driven topology | DRV10983ZRTVT is not a functional alternative; consider only for new three-phase fan designs. |
Compared with MP6532DS-LF-Z and DRV10983ZRTVT, the A4930GETTR-T uniquely supports Hall-sensor commutation in a single-phase configuration with external MOSFET flexibility, AEC-Q100 qualification, and programmable lock detect - making it the only viable option for automotive-grade, high-current, Hall-based fan control.
Availability
A4930GETTR-T is available at Aetrix Electronics and suitable for automotive HVAC systems, engine bay cooling modules, and industrial server chassis requiring stable component supply, AEC-Q100 compliance, and high-temperature operation up to 105°C ambient.
Supply support for A4930GETTR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer and manufacturer of high-performance magnetic sensing and power IC solutions, founded in 1989 and headquartered in Manchester, NH.
The A4930 product line delivers Hall-commutated pre-driver ICs optimized for single-phase brushless DC fan control in automotive and industrial environments where reliability, thermal robustness, and integrated protection are critical.
FAQ
What is the operating temperature range for the A4930GETTR-T?
The A4930GETTR-T is rated for an ambient operating temperature range of –40°C to 105°C and is AEC-Q100 qualified, making it suitable for under-hood automotive applications. Its thermal shutdown activates at 165°C junction temperature with 15°C hysteresis, and the maximum allowable junction temperature is 150°C. The device's RθJA of 32°C/W (on a 4-layer PCB) enables stable operation within this range when proper thermal design is implemented.
Does the A4930GETTR-T integrate MOSFETs or require external ones?
The A4930GETTR-T is a pre-driver IC and does not integrate power MOSFETs - it requires four external N-channel MOSFETs arranged in a full-bridge configuration. Its gate drivers (GHA/GHB/GLA/GLB) provide 7–8.5 V output swing with ≥20 mA drive capability and 40 Ω pulldown resistance. This architecture allows designers to select MOSFETs optimized for voltage, current, and thermal requirements specific to their fan application.
How does the A4930GETTR-T implement rotor lock detection?
The A4930GETTR-T detects rotor lock by monitoring the FG output signal: if no FG transition occurs within the time window defined by the CLD capacitor (tLD = CLD × 10 s/µF), it asserts RD high and disables the appropriate source driver while holding both sink drivers on. After a 1 s on-time, it enters a 15 s off-time retry cycle. This behavior is fully programmable and independent of Hall input - ensuring reliable stall detection even during low-speed operation.
Can the A4930GETTR-T operate without a Hall sensor?
No - the A4930GETTR-T requires differential Hall sensor inputs (HP/HN) for commutation and is not compatible with back-EMF sensing. Its functional block diagram, pinout, and electrical specifications (e.g., Hall input common-mode range, threshold, and hysteresis) confirm Hall-based operation as fundamental to its architecture. Attempting to use it without a Hall sensor will prevent proper motor rotation and may trigger lock detect faults.
What are the key decoupling requirements for the A4930GETTR-T?
The A4930GETTR-T requires specific decoupling: VREG5 and VREG8 each need a 0.1 µF ceramic capacitor to GND; CP1 and CP2 require 0.22 µF and 0.1 µF respectively; VCP needs a 10 µF bulk capacitor; and the SS, CPWM, and CLD pins require capacitors sized per design equations (0.47 µF, 470 pF, and variable). All GND pins plus the exposed thermal pad must connect to a low-impedance ground plane via multiple vias to ensure stable operation and thermal performance.
A4930GETTR-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Controller - Commutation, Direction Management
- Output Configuration:
- Pre-Driver - Half Bridge (2)
- Interface:
- PWM
- Technology:
- NMOS
- Step Resolution:
- -
- Applications:
- -
- Current - Output:
- -
- Voltage - Supply:
- 8V ~ 36V
- Voltage - Load:
- -
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-QFN (5x5)
A4930GETTR-T FAQ
1.How can I place an order for A4930GETTR-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A4930GETTR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A4930GETTR-T reliable?
The price and inventory of A4930GETTR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A4930GETTR-T is usually 5 days.
3.What payment methods are accepted for A4930GETTR-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A4930GETTR-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A4930GETTR-T?
A4930GETTR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A4930GETTR-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A4930GETTR-T?
For technical support, including A4930GETTR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A4930GETTR-T requirements.
6.How does Aetrix verify that A4930GETTR-T is sourced from the original manufacturer or authorized distributors?
All A4930GETTR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A4930GETTR-T meets industry standards.
7.What is the process for return or replacement of A4930GETTR-T?
All A4930GETTR-T units undergo pre-shipment inspection (PSI). If there is an issue with A4930GETTR-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A4930GETTR-T part is unused and in its original packaging.
Return procedure for A4930GETTR-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A4930GETTR-T Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

