Allegro MicroSystems A4933KJPTR-T
- Part No.:
- A4933KJPTR-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 48-LQFP Exposed Pad
- Datasheet:
-
A4933KJPTR-T.pdf
- Description:
- IC MOTOR DRIVER 3V-5.5V 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:14,965
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A4933KJPTR-T from Allegro MicroSystems is a 3-phase N-channel MOSFET pre-driver IC for automotive BLDC motor control, featuring integrated high-side/low-side gate drives (GHA/GLA, GHB/GLB, GHC/GLC), a charge-pump-regulated 13 V VREG supply, adjustable dead-time control via RDEAD pin, and an uncommitted differential current sense amplifier (CSP/CSN → CSOUT) with –1.5 V to 4 V common-mode range. It operates from 5.5–50 V VBB and supports 3.3 V/5 V logic.
For engineers reviewing the A4933KJPTR-T datasheet, A4933KJPTR-T pinout, A4933KJPTR-T application, or A4933KJPTR-T equivalent, key selection considerations include its 48-pin LQFP-JP package with exposed thermal pad, 100% duty-cycle high-side drive capability via top-off charge pump, AEC-Q100-qualified fault diagnostics (FF1/FF2 serial fault register), and compatibility with external N-channel power MOSFETs in harsh automotive environments.
Technical Context
The A4933KJPTR-T implements dual charge-pump architecture: a main boost regulator maintains >10 V gate drive down to 7 V VBB (and functional operation to 5.5 V), while per-phase top-off pumps sustain high-side gate voltage indefinitely for true DC operation. Its six independent gate drivers (three high-side, three low-side) support both block commutation and sinusoidal excitation via flexible PWMH/PWML and phase-control inputs (AHI/ALO, etc.).
Integrated protection includes undervoltage lockout on VDD (2.7 V), VREG (7.25–8.5 V), and bootstrap (59–69% of VREG), overtemperature shutdown at 150–170 °C, and per-FET short-circuit detection using VDSTH threshold comparison with blanking. Diagnostics are delivered via open-drain FF1/FF2 pins and a serial fault register readable through timing-controlled pulses on FF2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VBB Supply Range | 5.5 V to 50 V - enables direct connection to automotive battery with cold-crank tolerance down to 5.5 V |
| VDD Logic Supply | 3.0 V to 5.5 V - compatible with both 3.3 V and 5 V microcontrollers without level shifting |
| VREG Output | 9–13.8 V (load-dependent) - powers low-side drivers and bootstrap capacitors; regulated by internal charge pump below 16 V VBB |
| Gate Drive Capability | RDS(on)UP = 3–6 Ω (high-side), RDS(on)DN = 1–3 Ω (low-side) - delivers sufficient peak current to switch large N-channel MOSFETs with fast tr/tf (175/100 ns) |
| Dead Time Control | Adjustable from 0 ns to 6 µs via RDEAD resistor - prevents shoot-through by enforcing minimum off-time between complementary FETs |
| Current Sense Amp | Uncommitted differential amplifier with ±10 mV offset, 5–50 V/V gain (external resistors), 1.6 MHz BW - supports low-side shunt sensing with below-ground CMR (–1.5 V) |
| Thermal Resistance | RθJA = 23 °C/W (4-layer PCB), RθJP = 2 °C/W - exposed thermal pad enables high-power motor drive with minimal junction rise |
Pinout & Package
Package: 48-pin LQFP with exposed thermal pad (suffix JP), 81 mm² footprint, lead-free with 100% matte tin plating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GHA, GHB, GHC | High-side gate drive outputs | Source/sink current to drive N-channel high-side MOSFET gates; require bootstrap capacitor (CA/CB/CC) and Sx return path |
| GLA, GLB, GLC | Low-side gate drive outputs | Sink current to turn on low-side N-MOSFETs; referenced to LSS, not AGND |
| SA, SB, SC | Phase output terminals | Connect directly to motor windings; serve as negative supply for high-side drivers and discharge path for bootstrap caps |
| CSP, CSN | Differential current sense inputs | Accept voltage across low-side shunt resistor; support below-ground common mode (–1.5 V) during PWM transitions |
| CSOUT | Current sense amplifier output | Single-ended output for peak-current control loops; gain/offset set by external resistors |
| RDEAD | Dead time configuration input | Resistor-to-AGND sets tDEAD (0–3.5 µs); tied to VDD defaults to 6 µs; tied to AGND disables internal dead time |
| FF1, FF2 | Open-drain fault flag outputs | Indicate undervoltage, overtemperature, or bridge faults; FF2 doubles as clock for serial fault register readout |
| COAST | Active-low emergency stop | Forces all GHx/GLx low instantly - turns off all external FETs without clearing latched faults |
Key Features
| Feature | Design Value |
|---|---|
| Top-off charge pump per phase | Enables indefinite 100% duty-cycle high-side conduction without bootstrap capacitor depletion |
| Adjustable crossover protection | Resistor-programmable dead time eliminates shoot-through risk across full temperature and voltage range |
| Uncommitted current sense amplifier | Supports precision low-side shunt sensing with programmable gain/offset and 1.6 MHz bandwidth for real-time current control |
| AEC-Q100 qualified diagnostics | Serial fault register with FF1/FF2 timing interface provides root-cause identification for short-to-ground, short-to-supply, and overtemperature events |
| Low-power sleep mode | RESET-driven shutdown reduces VBB quiescent current to ≤10 µA while preserving thermal and supply monitoring readiness |
Applications
| Electric Power Steering (EPS) | Automotive HVAC Blower |
|---|---|
Use Scenario: High-reliability 3-phase BLDC motor control in safety-critical steering assist systems requiring continuous torque delivery and fault resilience. IC Role / Device Role / Timing Role: Pre-driver IC managing gate timing, current sensing, and fault response for external N-channel MOSFET half-bridges; synchronizes with MCU PWM and diagnostic interrupts. Use Value: Integrated VDSTH-based short-circuit detection and latched fault flags enable immediate motor coasting and ECU-level fault classification per AEC-Q100 requirements. | Use Scenario: Variable-speed cabin air blower in passenger vehicles operating across wide battery voltage (6–16 V) and ambient temperature (–40°C to +125°C). IC Role / Device Role / Timing Role: Gate driver providing robust high-side/low-side control with charge-pump regulation to maintain >10 V gate drive even during cold-crank (5.5 V VBB). Use Value: Bootstrap undervoltage hysteresis (13% of VREG) and 150°C junction shutdown prevent MOSFET failure under sustained overload or thermal stress. |
| Electric Brake Booster (EBB) | 48 V Mild Hybrid Starter-Generator |
Use Scenario: Compact, high-torque actuator for vacuum-free brake assist, demanding rapid response, precise current control, and ASIL-B compliance support. IC Role / Device Role / Timing Role: Current-sense amplifier (CSP/CSN) interfaces with low-value shunt to feed real-time phase current into MCU for field-oriented control (FOC). Use Value: –1.5 V to 4 V input common-mode range allows accurate current measurement during PWM dead-time and switching transients without signal distortion. | Use Scenario: Starter-generator control in 48 V mild hybrid architectures where motor must start engine under load and regenerate energy during deceleration. IC Role / Device Role / Timing Role: 3-phase pre-driver supporting both sinusoidal (PWMH/PWML independent) and block commutation modes via phase-control inputs (AHI/ALO, etc.). Use Value: Dual PWM inputs (PWMH/PWML) enable fast-decay, slow-decay, and synchronous rectification modes - optimizing efficiency and torque ripple across operating conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 3-phase gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| A4935KJPTR-T | Pin-compatible but lacks top-off charge pump; limited to <100% duty cycle; lower VBB min = 7 V (vs. 5.5 V) | Not suitable for DC or long-duty-cycle high-side conduction; requires external bootstrap refresh circuitry | Select A4933KJPTR-T when 100% high-side duty cycle or cold-crank operation below 7 V is required |
| MP6532DJ-LF-Z | Monolithic 3-phase driver (integrated MOSFETs); 40 V max VBB; no external current sense amp; different fault reporting (no serial register) | Targeted at lower-power fans/pumps; unsuitable for high-current automotive traction where discrete MOSFETs are mandatory | Select A4933KJPTR-T when driving high-current discrete N-MOSFETs with diagnostic traceability and AEC-Q100 qualification is required |
Compared with A4935KJPTR-T, A4933KJPTR-T adds top-off charge pump and extended 5.5 V operation for true DC high-side drive; compared with MP6532DJ-LF-Z, it provides external MOSFET flexibility, programmable diagnostics, and higher voltage/current scalability for automotive traction.
Availability
A4933KJPTR-T is available at Aetrix Electronics and suitable for electric power steering (EPS), HVAC blowers, electric brake boosters (EBB), and 48 V starter-generators requiring stable component supply, AEC-Q100 compliance, and long-term automotive lifecycle support.
Supply support for A4933KJPTR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer and manufacturer of high-performance magnetic sensors and power ICs, specializing in automotive-grade motion control and energy-efficient power solutions.
The A4933 product line is engineered specifically for AEC-Q100-qualified 3-phase BLDC motor pre-driving in safety-critical automotive systems, emphasizing robust gate drive, comprehensive fault diagnostics, and operation across extreme battery voltage and temperature ranges.
FAQ
What is the minimum VBB supply voltage for functional operation of the A4933KJPTR-T?
The A4933KJPTR-T functions correctly down to 5.5 V VBB, though guaranteed gate drive voltage (>10 V) is maintained only above 7 V due to charge-pump regulation. Below 7 V, gate drive voltage decreases proportionally - confirmed in the Electrical Characteristics table under "Load Supply Voltage Functional Operating Range" (5.5–50 V) and "Charge Pump for Low Supply Voltage Operation" feature description. This enables cold-crank operation in automotive systems.
How does the A4933KJPTR-T implement 100% duty-cycle high-side drive?
The A4933KJPTR-T achieves true 100% high-side conduction using a per-phase top-off charge pump that replenishes gate charge lost to leakage and gate-source capacitance discharge. Unlike standard bootstrap operation - which fails at 100% duty cycle - this low-current trickle pump sustains the high-side gate voltage indefinitely once the FET is turned on. The A4933KJPTR-T datasheet explicitly states this capability in the "Top-off Charge Pump" section and Functional Description.
Can the A4933KJPTR-T current sense amplifier be used for high-side shunt sensing?
No - the A4933KJPTR-T current sense amplifier (CSP/CSN) is optimized for low-side shunt sensing, with a specified common-mode input range of –1.5 V to 4 V relative to AGND. Its design supports below-ground sensing during PWM transitions, making it unsuitable for direct high-side shunt placement where common-mode voltage equals VBB (up to 50 V). External isolation or alternative amplifiers are required for high-side sensing.
What fault conditions cause latched shutdown of the A4933KJPTR-T gate drivers?
Latched shutdown of A4933KJPTR-T gate drivers occurs on VDD undervoltage, VREG undervoltage, bootstrap undervoltage, or short-circuit faults - but only when ESF (Enable Stop on Fault) is high. In that configuration, these faults pull all GHx/GLx outputs low and hold them latched until RESET is pulsed low or a serial fault register read is completed. Overtemperature faults disable outputs but are not latched unless ESF is high, per Table 2 and Diagnostics section.
Is the A4933KJPTR-T pin-compatible with any other Allegro 3-phase drivers?
Yes - the A4933KJPTR-T is pin-compatible with the Allegro A4935KJPTR-T, as stated in the "Features and Benefits" section. However, the A4935KJPTR-T lacks the top-off charge pump and has a higher minimum VBB (7 V vs. 5.5 V), limiting its use in 100% duty-cycle or cold-crank applications. Mechanical and electrical pin mapping matches, but functional differences require validation before drop-in replacement.
A4933KJPTR-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 48-LQFP Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Controller - Commutation, Direction Management
- Output Configuration:
- Pre-Driver - Half Bridge (3)
- Interface:
- PWM
- Technology:
- Power MOSFET
- Step Resolution:
- -
- Applications:
- -
- Current - Output:
- -
- Voltage - Supply:
- 3V ~ 5.5V
- Voltage - Load:
- 5.5V ~ 50V
- Operating Temperature:
- -40°C ~ 150°C (TA)
- Grade:
- Automotive
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP-EP (7x7)
A4933KJPTR-T FAQ
1.How can I place an order for A4933KJPTR-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A4933KJPTR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A4933KJPTR-T reliable?
The price and inventory of A4933KJPTR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A4933KJPTR-T is usually 5 days.
3.What payment methods are accepted for A4933KJPTR-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A4933KJPTR-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A4933KJPTR-T?
A4933KJPTR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A4933KJPTR-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A4933KJPTR-T?
For technical support, including A4933KJPTR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A4933KJPTR-T requirements.
6.How does Aetrix verify that A4933KJPTR-T is sourced from the original manufacturer or authorized distributors?
All A4933KJPTR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A4933KJPTR-T meets industry standards.
7.What is the process for return or replacement of A4933KJPTR-T?
All A4933KJPTR-T units undergo pre-shipment inspection (PSI). If there is an issue with A4933KJPTR-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A4933KJPTR-T part is unused and in its original packaging.
Return procedure for A4933KJPTR-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A4933KJPTR-T Tags
-
DRV2603RUNR
Texas Instruments

-
DRV8837CDSGR
Texas Instruments

-
DRV8837DSGR
Texas Instruments

-
DRV8838DSGR
Texas Instruments

-
DRV8839DSSR
Texas Instruments

-
EMC2301-1-ACZL-TR
Microchip Technology

-
DRV8231ADSGR
Texas Instruments

-
EMC2302-2-AIZL-TR
Microchip Technology

-
DRV8800PWPR
Texas Instruments

-
DRV8835DSSR
Texas Instruments

-
EMC2303-1-KP-TR
Microchip Technology

-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

