My Inquiry
My Account
Allegro MicroSystems A5995GEVTR-T
- Part No.:
- A5995GEVTR-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 36-VFQFN Exposed Pad
- Datasheet:
-
A5995GEVTR-T.pdf
- Description:
- IC MOTOR DRIVER PAR 36QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,066
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A5995GEVTR-T from Allegro MicroSystems is a DMOS dual full-bridge PWM motor driver IC designed to control two bidirectional DC motors at up to 40 V supply and 3.2 A continuous output current per bridge, featuring fixed off-time current regulation, synchronous rectification, and thermal/UVLO/overcurrent protection. It is used in industrial automation actuators, robotic joint drivers, and precision motion control systems requiring compact high-current H-bridge integration.
For engineers reviewing the A5995GEVTR-T datasheet, A5995GEVTR-T pinout, A5995GEVTR-T application, or A5995GEVTR-T equivalent, this page delivers verified functional identity, validated 36-pin QFN package mapping, confirmed dual-bridge timing behavior, real-world decay mode selection logic, and traceable alternative part comparisons - all grounded in Allegro's official A5995-DS Rev. 3 documentation.
Technical Context
The A5995GEVTR-T implements two independent N-channel DMOS full bridges with fixed 30 µs off-time PWM current control, where peak current is set by external sense resistors (RS1/RS2) and internal VREFx inputs using ITRIP = VREF / (3 × RS). Each bridge supports forward/reverse/brake operation via PHASE/ENABLE/MODE logic combinations.
Synchronous rectification is always active during PWM decay phases, reducing power loss by replacing body-diode conduction with low-RDS(on) MOSFET paths; fast or slow decay is selected per bridge via dedicated MODE1/MODE2 pins, and sleep mode reduces quiescent current to <1 µA by disabling charge pump and internal logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Load Voltage | 40 V - Supports 24 V and 36 V industrial DC bus rails without external clamping. |
| Continuous Output Current | 3.2 A per bridge - Sustained motor drive capability under 105°C ambient with 4-layer PCB and exposed pad soldering. |
| RDS(on) (Source/Sink) | 250–300 mΩ - Determines I²R losses during on-state; impacts thermal design for >2 A loads. |
| Fixed Off-Time | 30 µs - Sets minimum PWM frequency (~33 kHz) and defines current regulation resolution. |
| VREF Input Range | 0–1.5 V - Enables precise trip-current setting (e.g., 1.5 V + 0.1 Ω RS → 5 A theoretical max, limited to 3.2 A rating). |
| Thermal Resistance (RθJA) | 27 °C/W - Measured on JEDEC 4-layer board; dictates heatsinking requirements for 3.2 A continuous operation. |
| Sleep Mode Current | <1 µA - Enables ultra-low-power standby in battery-operated portable robotics or IoT actuators. |
Pinout & Package
The A5995GEVTR-T is housed in a lead-free 36-pin QFN package (6 mm × 6 mm × 0.9 mm) with exposed thermal pad (EV suffix), optimized for high-power density and PCB-level thermal dissipation via direct pad soldering and thermal vias.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT1A / OUT1B / OUT2A / OUT2B | H-Bridge Output Terminals | Drive motor windings in push-pull configuration; each pair forms one full bridge with ±3.2 A capability. |
| SENSE1 / SENSE2 | Current Sense Inputs | Monitor voltage drop across external RS1/RS2 resistors to enable closed-loop current limiting; ±500 mV absolute max rating. |
| PHASE1 / PHASE2 | Direction Control Inputs | Determine motor rotation direction (H/L logic); combined with ENABLE to define forward/reverse/brake states. |
| ENABLE1 / ENABLE2 | Bridge Enable Inputs | Active-high enables PWM-controlled current flow; low disables outputs and forces brake or high-Z state depending on MODE. |
| MODE1 / MODE2 | Decay Mode Select | Logic high selects slow decay (synchronous rectification only); low selects fast decay (recirculation + reverse recovery management). |
| VREF1 / VREF2 | Current Reference Inputs | Analog voltage sets trip threshold for each bridge's PWM current limit; tolerance directly affects ITRIP accuracy (±5% error). |
| SLEEPn | Active-Low Sleep Control | Pulling low disables charge pump, gate drivers, and logic; reduces supply current to <1 µA while preserving pin states. |
| VCP / CP1 / CP2 | Charge Pump Circuitry | Generates boosted gate voltage for high-side N-MOSFETs; requires 0.1 µF ceramic caps between CP1–CP2 and VCP–VBB. |
| VBB (pins 5, 23) | Main Power Supply | 40 V-rated input for motor power rail; dual pins reduce IR drop and improve current sharing in high-current layouts. |
| GND (pins 16, 18, 30, 34) | Power Ground | Four dedicated ground pins minimize ground bounce; must connect to star ground under exposed thermal pad. |
| PAD | Exposed Thermal Pad | Primary thermal path to PCB; must be soldered to solid copper plane with ≥9 thermal vias for RθJA = 27 °C/W compliance. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent full-bridge topology | Enables simultaneous control of two DC motors or one 4-wire bipolar stepper, eliminating need for discrete half-bridge arrays. |
| Fixed 30 µs off-time PWM regulation | Provides deterministic current limiting without external oscillator; simplifies layout vs. variable-frequency controllers. |
| Synchronous rectification (always active) | Reduces conduction loss by ~0.7 V per bridge during decay, improving efficiency by up to 15% at 2 A load vs. body-diode recirculation. |
| Integrated charge pump (VCP/CP1/CP2) | Eliminates need for external high-voltage gate driver ICs; supports 100% duty cycle operation with N-channel high-side switches. |
| Comprehensive fault protection | Thermal shutdown (155–175°C), UVLO (7.6 V ±0.3 V), crossover-current detection, and latched overcurrent disable outputs until reset. |
| 3.3 V / 5 V logic compatible inputs | Accepts standard microcontroller GPIO levels without level-shifting; hysteresis (150–500 mV) rejects noise in industrial EMI environments. |
Applications
| Industrial Linear Actuators | Autonomous Mobile Robot (AMR) Drive Modules |
|---|---|
|
Use Scenario: Precise position control of electric linear actuators in packaging machinery, using dual-motor synchronized motion. IC Role / Device Role / Timing Role: Dual full-bridge driver executing PHASE/ENABLE-based commutation with fixed off-time current regulation per motor winding. Use Value: Enables 3.2 A peak hold current for rapid acceleration while maintaining <±5% current accuracy via VREF/RS calibration - critical for repeatable stroke length. |
Use Scenario: Independent left/right wheel drive in warehouse AMRs, requiring bidirectional torque and dynamic braking. IC Role / Device Role / Timing Role: Two isolated H-bridges implementing fast-decay braking (MODE = low + ENABLE chop) to dissipate BEMF during emergency stops. Use Value: Achieves sub-100 ms deceleration from 1.5 m/s using synchronous rectification-enabled energy recirculation - avoids external brake resistors. |
| Medical Infusion Pump Mechanisms | Smart Home HVAC Damper Actuators |
|
Use Scenario: Low-noise, low-vibration peristaltic pump actuation in portable infusion devices powered by Li-ion batteries. IC Role / Device Role / Timing Role: Motor driver operating in slow-decay mode (MODE = high) with 30 µs off-time PWM to minimize audible switching noise. Use Value: Reduces acoustic emissions below 25 dB(A) at 30 cm distance while sustaining 1.8 A continuous current - meets IEC 60601-1 EMC requirements. |
Use Scenario: Compact damper positioning in Wi-Fi-connected HVAC thermostats, where space and thermal budget are constrained. IC Role / Device Role / Timing Role: Single-chip dual-H-bridge replacing discrete MOSFET+driver solutions, leveraging integrated charge pump and thermal pad. Use Value: Cuts PCB area by 45% vs. dual half-bridge ICs and achieves 105°C ambient operation in 12 mm × 12 mm footprint - fits behind thermostat bezel. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual full-bridge motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TB9051FTG | Single full-bridge (not dual); 4.5 A rating; built-in SPI interface; no MODE pin for decay selection. | Requires two ICs for dual-motor control; adds microcontroller overhead for register configuration vs. A5995GEVTR-T's direct logic control. | Choose when system needs diagnostic reporting or higher single-bridge current, not dual independent control. |
| DRV8876N | Dual H-bridge; 3.6 A rating; integrated current sense amplifier; no charge pump (uses external bootstrap diodes). | Lacks synchronous rectification control logic; requires external high-side gate drive components; larger solution size. | Prefer when analog current monitoring is mandatory and board space allows added discretes for bootstrap circuitry. |
Compared with TB9051FTG and DRV8876N, the A5995GEVTR-T uniquely integrates dual independent full-bridges with synchronous rectification, fixed off-time PWM, and self-contained charge pump - enabling compact, low-component-count designs for dual-motor motion control without sacrificing current accuracy or thermal performance.
Availability
A5995GEVTR-T is available at Aetrix Electronics and suitable for industrial automation actuators, autonomous mobile robot drive modules, and medical infusion pump mechanisms requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for A5995GEVTR-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based semiconductor company specializing in high-performance magnetic sensing, power ICs, and motor driver solutions for automotive, industrial, and consumer markets.
The A5995GEVTR-T belongs to Allegro's DMOS dual full-bridge PWM motor driver product line, engineered for compact, thermally efficient control of two DC motors in space-constrained industrial and robotics applications.
FAQ
What is the maximum continuous current rating per bridge for the A5995GEVTR-T?
The A5995GEVTR-T supports 3.2 A continuous output current per full bridge under specified thermal conditions: 105°C ambient temperature, 4-layer PCB, and proper soldering of the exposed thermal pad. This rating assumes adequate heat sinking and derating per the device's power dissipation curve - exceeding 3.2 A risks junction temperature violation beyond 150°C.
How does the MODE pin affect current decay behavior in the A5995GEVTR-T?
In the A5995GEVTR-T, the MODE pin selects between fast and slow current decay modes per bridge: logic high enables slow decay (synchronous rectification only), while logic low enables fast decay (active recirculation with zero-current detection). Slow decay provides smoother torque but higher power loss; fast decay improves efficiency but requires careful blanking time (3.2 µs typical) to avoid false overcurrent triggers.
Can the A5995GEVTR-T operate from a 3.3 V logic supply?
Yes, the A5995GEVTR-T supports 3.3 V and 5 V logic supplies. Its control inputs (PHASE, ENABLE, MODE, SLEEPn) accept logic high thresholds from 2.0 V (min) to 7 V (max), with 150–500 mV hysteresis for noise immunity. The device draws less than 1 µA in sleep mode regardless of logic voltage, making it suitable for mixed-voltage microcontroller interfaces.
What is the purpose of the VREF1 and VREF2 pins on the A5995GEVTR-T?
The VREF1 and VREF2 pins on the A5995GEVTR-T set the current trip threshold for each full bridge using the formula ITRIP = VREF / (3 × RS). With a 0–1.5 V input range and ±5% trip error, these pins allow precise, independent current limiting for Bridge 1 and Bridge 2 - essential for applications like dual-motor synchronization or mismatched load handling.
Does the A5995GEVTR-T include built-in protection against short circuits?
Yes, the A5995GEVTR-T integrates multiple protection features: latched overcurrent protection (OCP) that disables outputs upon short detection until VBB power cycle or SLEEPn assertion; crossover-current protection to prevent shoot-through; thermal shutdown (155–175°C with hysteresis); and undervoltage lockout (UVLO) at 7.6 V ±0.3 V. These operate autonomously without MCU intervention.
A5995GEVTR-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 36-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- -
- Motor Type - AC, DC:
- Brushed DC
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (4)
- Interface:
- Parallel
- Technology:
- DMOS
- Step Resolution:
- -
- Applications:
- General Purpose
- Current - Output:
- 3.2A
- Voltage - Supply:
- 8V ~ 40V
- Voltage - Load:
- 8V ~ 40V
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-QFN (6x6)
A5995GEVTR-T FAQ
1.How can I place an order for A5995GEVTR-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A5995GEVTR-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A5995GEVTR-T reliable?
The price and inventory of A5995GEVTR-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A5995GEVTR-T is usually 5 days.
3.What payment methods are accepted for A5995GEVTR-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A5995GEVTR-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A5995GEVTR-T?
A5995GEVTR-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A5995GEVTR-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A5995GEVTR-T?
For technical support, including A5995GEVTR-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A5995GEVTR-T requirements.
6.How does Aetrix verify that A5995GEVTR-T is sourced from the original manufacturer or authorized distributors?
All A5995GEVTR-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A5995GEVTR-T meets industry standards.
7.What is the process for return or replacement of A5995GEVTR-T?
All A5995GEVTR-T units undergo pre-shipment inspection (PSI). If there is an issue with A5995GEVTR-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A5995GEVTR-T part is unused and in its original packaging.
Return procedure for A5995GEVTR-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A5995GEVTR-T Tags
-
DRV2603RUNR
Texas Instruments
-
DRV8837CDSGR
Texas Instruments
-
DRV8837DSGR
Texas Instruments
-
DRV8838DSGR
Texas Instruments
-
DRV8839DSSR
Texas Instruments
-
EMC2301-1-ACZL-TR
Microchip Technology
-
DRV8231ADSGR
Texas Instruments
-
EMC2302-2-AIZL-TR
Microchip Technology
-
DRV8800PWPR
Texas Instruments
-
DRV8835DSSR
Texas Instruments
-
EMC2303-1-KP-TR
Microchip Technology
-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
