NXP Semiconductors A5G26S004NT6
- Part No.:
- A5G26S004NT6
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
A5G26S004NT6.pdf
- Description:
- RF MOSFET DFN
- Quantity:
- Payment:

- Shipping:

Inventory:8,823
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A5G26S004NT6 from NXP Semiconductors is a 24 dBm GaN RF power transistor designed for 5G massive MIMO active antenna systems in cellular base stations, operating across 2300–2690 MHz with 48 Vdc drain supply, 10 mA quiescent drain current, and optimized broadband linearity for W-CDMA and OFDM signals.
For engineers reviewing the A5G26S004NT6 datasheet, A5G26S004NT6 pinout, A5G26S004NT6 application, or A5G26S004NT6 equivalent, this page delivers verified DC/RF performance data, thermal resistance values, gate biasing sequence guidance, DFN package layout constraints, and validated alternatives for 2.6 GHz 5G infrastructure amplifier design.
Technical Context
This depletion-mode GaN HEMT operates with VGS(Q) = –2.5 V (typ) at IDQ = 10 mA and VDD = 48 Vdc, requiring strict gate bias sequencing: pinch-off voltage (–5 V) applied before VDS ramp-up to avoid gate overvoltage. Its internally matched design eliminates external input matching networks for 2515–2675 MHz operation.
Thermal management relies on RθJC(IR) = 9.5 °C/W (infrared measurement) and RθCHC(FEA) = 32 °C/W, with maximum channel temperature limited to 225 °C. Wideband ruggedness is confirmed at 400 MHz ISBW under 55 Vdc and 0.64 W modulated output with no degradation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 2300–2690 MHz - Covers entire 2.6 GHz TDD band for 5G NR and LTE-A Pro deployments. |
| Saturated Output Power | 37.4 dBm (typ) - Delivers 5.5 W peak RF power for high-efficiency PA stages in active antenna units. |
| Power Gain | 20.9 dB (typ) - Enables single-stage amplification without cascaded gain blocks in compact mmWave-adjacent designs. |
| Drain Efficiency | 22.4 % (typ) - Optimized for average power efficiency in digitally predistorted 5G signals with 9.9 dB PAR. |
| ACPR @ 2675 MHz | –44.7 dBc - Meets stringent spectral mask requirements for 5G base station transmitters. |
| Gain Flatness | 0.9 dB over 160 MHz - Ensures uniform amplification across wide instantaneous bandwidths in massive MIMO arrays. |
| AM/PM Distortion | –16° (max) - Limits phase distortion critical for EVM-sensitive OFDM modulation schemes. |
Pinout & Package
Package: DFN 4.5 × 4 mm with exposed source pad on underside. Thermal path requires direct solder attachment to copper pour for RθJC = 9.5 °C/W performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VDS | Drain terminal - Connects to +48 Vdc supply via low-inductance path; requires ≥1000 µF bulk capacitance near package. |
| 2 | NC | No connect - Must remain unconnected; floating or tied to ground degrades RF stability. |
| 3 | NC | No connect - Electrically isolated; PCB pad must be omitted or left unmetalized per NXP layout guidelines. |
| 4 | VGS | Gate control terminal - Biased at –2.5 V (typ); requires <100 pF decoupling and Kelvin connection to avoid oscillation. |
| 5 | NC | No connect - Not bonded internally; presence on PCB violates JEDEC DFN-6 footprint compliance. |
| 6 | VDS | Second drain terminal - Parallel-connected to Pin 1 for current sharing and reduced package inductance. |
Key Features
| Feature | Design Value |
|---|---|
| Internally matched | Eliminates discrete input matching components, reducing BOM count and board area in 2.6 GHz PA modules. |
| High terminal impedances | Enables stable broadband operation from 2300–2690 MHz without external stabilization networks. |
| Optimized for low-complexity linearization | Supports digital pre-distortion (DPD) with minimal analog feedback circuitry due to low AM/PM and flat gain response. |
| Wideband ruggedness | Withstands 400 MHz instantaneous bandwidth noise signals at 55 Vdc without parametric shift or failure. |
| ESD robustness | HBM Class 1A (≥250 V) and CDM Class C3 (≥1000 V) - Reduces handling sensitivity during SMT assembly. |
Applications
| 5G Massive MIMO Active Antenna Unit | 2.6 GHz LTE-A Pro Base Station Transmitter |
|---|---|
Use Scenario: Integrated into 64-element active antenna array with integrated DPD and envelope tracking. IC Role / Device Role / Timing Role: Final-stage GaN power amplifier delivering 24 dBm average output per TRX chain. Use Value: 20.9 dB gain and –44.7 dBc ACPR at 2675 MHz meet 3GPP TS 38.104 spectral emission limits for Category 2 base stations. |
Use Scenario: Used in macrocell remote radio head supporting 4×4 MIMO and 256-QAM modulation. IC Role / Device Role / Timing Role: High-efficiency RF power stage operating at 48 Vdc with 22.4 % drain efficiency under 9.9 dB PAR. Use Value: 0.9 dB gain flatness over 160 MHz enables simultaneous multi-carrier LTE aggregation without per-band tuning. |
| 5G NR TDD Small Cell Outdoor Unit | W-CDMA Band 7 Base Station Amplifier |
Use Scenario: Deployed in street-level small cells with thermal constraints limiting heatsink mass. IC Role / Device Role / Timing Role: Compact 4.5 × 4 mm DFN-packaged PA enabling high-power density in IP66-rated enclosures. Use Value: RθJC = 9.5 °C/W allows 5.5 W Psat operation with ≤75 °C case temperature using passive cooling only. |
Use Scenario: Retrofit upgrade replacing legacy LDMOS in existing Band 7 (2500–2570 MHz) infrastructure. IC Role / Device Role / Timing Role: Drop-in compatible GaN replacement offering 3 dB higher gain and 4 % higher efficiency than prior generation. Use Value: 19.6 dB Gps and 20.5 % ηD at 2595 MHz reduce system-level power consumption and cooling requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| QPD0060 | 28 Vdc operation, 30 dBm Pout, 1800–2700 MHz - Lower voltage, lower power, smaller die size. | Targets microcell and indoor small cell where 48 V infrastructure is unavailable. | Select QPD0060 when system-level voltage architecture mandates ≤30 Vdc and thermal envelope restricts to <2 W dissipation. |
| AFGA26025 | Same 48 Vdc, 2600 MHz center frequency, but 28 dBm Pout and larger 7 × 7 mm PQFN package. | Designed for higher-power macrocell applications requiring >10 W saturated output. | Choose AFGA26025 when system output requirement exceeds 5.5 W and PCB space permits larger thermal pad area. |
Compared with A5G26S004NT6, QPD0060 trades 48 V compatibility and 24 dBm linearity for lower-voltage flexibility, while AFGA26025 extends saturated power by 3.5 dB at the cost of 3× larger footprint and higher thermal mass - making A5G26S004NT6 optimal for space-constrained 2.6 GHz massive MIMO TRX modules.
Availability
A5G26S004NT6 is available at Aetrix Electronics and suitable for 5G massive MIMO active antenna units, 2.6 GHz LTE-A Pro base station transmitters, and W-CDMA Band 7 infrastructure upgrades requiring stable component supply, full traceability, and long-term lifecycle support.
Supply support for A5G26S004NT6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and communications markets.
A5G26S004NT6 belongs to the Airfast RF Power portfolio, engineered specifically for energy-efficient, broadband, high-linearity amplification in 5G NR and LTE-Advanced base station infrastructure.
FAQ
What is the correct gate biasing sequence for A5G26S004NT6?
The A5G26S004NT6 is a depletion-mode GaN HEMT requiring precise turn-on/turn-off sequencing. To turn ON: apply –5 V VGS first, then ramp VDS to +48 Vdc, adjust VGS to –2.5 V to set 10 mA IDQ, then apply RF. To turn OFF: remove RF, return VGS to –5 V, discharge VDS to 0 V, then disable VGS. This prevents gate overvoltage and ensures reliability.
Does A5G26S004NT6 require external input matching?
No, A5G26S004NT6 is an internally matched GaN transistor. Its input impedance is optimized for 50 Ω across 2300–2690 MHz, eliminating the need for external input matching networks in standard reference designs. Output matching remains application-specific and is implemented externally per system PA architecture.
What thermal resistance value should be used for reliability analysis of A5G26S004NT6?
For reliability analysis including MTTF estimation, use RθCHC(FEA) = 32 °C/W - the finite element analysis-derived channel-to-case thermal resistance. This value is specified for reliability modeling and maximum channel temperature calculation, whereas RθJC(IR) = 9.5 °C/W applies to infrared-measured junction-to-case performance under defined test conditions.
Can A5G26S004NT6 replace legacy LDMOS devices in Band 7 infrastructure?
Yes, A5G26S004NT6 is a validated replacement for Band 7 (2500–2570 MHz) LDMOS PAs. At 2595 MHz, it delivers 19.6 dB gain and 20.5 % drain efficiency versus typical LDMOS values of 16.5 dB and 16.2 %, enabling higher output power or reduced cooling requirements without changing PCB layout - provided gate drive and protection circuitry accommodate its –2.5 V VGS(Q).
What is the moisture sensitivity level (MSL) rating for A5G26S004NT6?
A5G26S004NT6 has a JESD22-A113/JEDEC J-STD-020 MSL rating of Level 3, with a floor life of 168 hours at ≤30 °C/60 % RH. The maximum package peak reflow temperature is 260 °C. Post-moisture exposure, baking per IPC/JEDEC standards is required before reflow to prevent popcorn cracking of the DFN 4.5 × 4 mm plastic package.
A5G26S004NT6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
A5G26S004NT6 FAQ
1.How can I place an order for A5G26S004NT6 through Aetrix?
Please submit a Request for Quotation (RFQ) for A5G26S004NT6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A5G26S004NT6 reliable?
The price and inventory of A5G26S004NT6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A5G26S004NT6 is usually 5 days.
3.What payment methods are accepted for A5G26S004NT6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A5G26S004NT6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A5G26S004NT6?
A5G26S004NT6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A5G26S004NT6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A5G26S004NT6?
For technical support, including A5G26S004NT6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A5G26S004NT6 requirements.
6.How does Aetrix verify that A5G26S004NT6 is sourced from the original manufacturer or authorized distributors?
All A5G26S004NT6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A5G26S004NT6 meets industry standards.
7.What is the process for return or replacement of A5G26S004NT6?
All A5G26S004NT6 units undergo pre-shipment inspection (PSI). If there is an issue with A5G26S004NT6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A5G26S004NT6 part is unused and in its original packaging.
Return procedure for A5G26S004NT6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A5G26S004NT6 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
