NXP Semiconductors A5G35S008N-3400
- Part No.:
- A5G35S008N-3400
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- 6-LDFN Exposed Pad
- Datasheet:
-
A5G35S008N-3400.pdf
- Description:
- RF MOSFET 48V 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,145
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A5G35S008N-3400 from NXP Semiconductors is a GaN-on-SiC RF power transistor designed for 5G massive MIMO active antenna systems in the 3300–3800 MHz band, delivering 27 dBm average output power at 48 Vdc drain supply, 24 mA quiescent current, and –41.0 dBc ACPR at 3400 MHz.
For engineers reviewing the A5G35S008N-3400 datasheet, A5G35S008N-3400 pinout, A5G35S008N-3400 application, or A5G35S008N-3400 equivalent, key selection criteria include its 20.9 dB power gain, 18.0% drain efficiency, DFN 4.5 × 4 mm package with exposed source, GaN depletion-mode biasing sequence, and ruggedness under 10 dB PAR AWGN modulation.
Technical Context
This device operates as a depletion-mode GaN HEMT requiring negative gate bias (VGS(Q) = –2.57 V typical) and strict turn-on/turn-off sequencing to prevent gate overstress. It integrates internal matching for broadband operation across 3400–3600 MHz, enabling simplified driver design in multi-carrier 5G NR base station PA stages.
Thermal management relies on direct die-to-case conduction via the exposed source pad (RθJC = 7.9 °C/W), with maximum channel temperature limited to 225 °C. Its wideband ruggedness supports 400 MHz instantaneous bandwidth at 55 Vdc and 7.4 W modulated output without degradation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 3300–3800 MHz - Covers full n78 5G band for global base station deployment. |
| Output Power | 27 dBm Avg. - Sustains linear W-CDMA/5G NR signal with 9.9 dB PAR at 0.01% CCDF probability. |
| Power Gain | 20.9 dB @ 3400 MHz - Enables single-stage PA architecture with minimal driver gain requirement. |
| Drain Efficiency | 18.0% @ 3400 MHz - Optimized trade-off between linearity and thermal load in high-PAR 5G signals. |
| ACPR | –41.0 dBc @ 3400 MHz - Meets 3GPP ACLR requirements for 20 MHz 5G NR channels. |
| Package | DFN 4.5 × 4 mm - Surface-mount package with thermally enhanced exposed source terminal. |
| VDD Rating | 48 Vdc - Compatible with standard telecom DC distribution infrastructure. |
Pinout & Package
DFN 4.5 × 4 mm plastic package with exposed backside source terminal; six-pin configuration with three no-connect (NC) pins and dedicated VDS, VGS terminals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VDS | Drain connection - High-current RF output path; requires low-inductance layout and thermal vias to PCB ground plane. |
| 2 | NC | No connect - Electrically isolated; must remain unconnected per design guidelines. |
| 3 | VGS | Gate control input - Negative-bias terminal requiring stable –2.57 V quiescent voltage and controlled ramp during sequencing. |
| 4 | NC | No connect - Electrically isolated; must remain unconnected per design guidelines. |
| 5 | NC | No connect - Electrically isolated; must remain unconnected per design guidelines. |
| 6 | Source (exposed backside) | Common reference node - Exposed copper pad serves as primary thermal and electrical return path; must be soldered to large copper area. |
Key Features
| Feature | Design Value |
|---|---|
| Internally matched broadband operation | Eliminates external impedance matching networks across 3400–3600 MHz, reducing BOM count and layout complexity. |
| Optimized for massive MIMO active antennas | Enables compact, thermally efficient multi-element PA modules with consistent gain flatness (0.5 dB over 200 MHz). |
| High terminal impedances | Reduces sensitivity to PCB parasitics and simplifies integration into distributed amplifier topologies. |
| Wideband ruggedness | Withstands 10 dB PAR AWGN signals across 400 MHz bandwidth at 55 Vdc without parametric shift or degradation. |
| GaN depletion-mode architecture | Delivers high breakdown voltage (VDSS = 125 Vdc) and enables fail-safe operation with gate bias loss. |
Applications
| 5G Massive MIMO Active Antenna Unit (AAU) | Sub-6 GHz Macro Base Station Transceiver |
|---|---|
Use Scenario: Integrated into 64T64R active antenna arrays operating in n78 band (3300–3800 MHz) with digital pre-distortion (DPD). IC Role / Device Role / Timing Role: Final-stage RF power amplifier transistor delivering 27 dBm average output per chain with –41.0 dBc ACLR. Use Value: Enables high-efficiency, space-constrained PA design with 20.9 dB gain and 0.5 dB gain flatness over 200 MHz bandwidth. | Use Scenario: Used in multi-carrier 5G NR macro cell sites requiring linear amplification of 100 MHz channel bandwidth signals. IC Role / Device Role / Timing Role: Linear RF power stage biased at 48 Vdc/24 mA, supporting 9.9 dB PAR W-CDMA and OFDM waveforms. Use Value: Delivers 18.0% drain efficiency and –41.0 dBc ACPR at 3400 MHz, meeting 3GPP spectral mask requirements without external linearization hardware. |
| 5G Distributed Unit (DU) Remote Radio Head (RRH) | Fixed Wireless Access (FWA) Customer Premises Equipment (CPE) |
Use Scenario: Deployed in outdoor RRH units with ambient operating range from –40°C to +85°C. IC Role / Device Role / Timing Role: Thermally robust GaN transistor with RθJC = 7.9 °C/W and channel temperature limit of 225 °C. Use Value: Maintains ±0.028 dB/°C gain stability and ±0.005 dB/°C saturated power variation across full industrial temperature range. | Use Scenario: Embedded in compact FWA CPE units targeting urban/suburban 5G coverage with low-profile heatsinking. IC Role / Device Role / Timing Role: High-gain, internally matched PA core operating at 3500 MHz with 20.9 dB Gps and 18.0% ηD. Use Value: Reduces system-level complexity by eliminating discrete matching components while sustaining >10 W Psat capability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| QPD1025 | Higher Psat (41.5 dBm), wider bandwidth (2.8–3.8 GHz), larger 7 × 7 mm QFN package | Better suited for higher-power macro base stations requiring >30 W output; less compact than A5G35S008N-3400 | Select QPD1025 when system-level output power exceeds 10 W and board space allows larger footprint. |
| AFGA35S008 | Same Airfast family, identical DFN 4.5 × 4 mm package, but rated for 3400–3600 MHz only (narrower band) | Optimized for fixed 3500 MHz deployments; slightly better efficiency (19.0% vs. 18.0%) at center frequency | Choose AFGA35S008 for cost-sensitive, single-band n78 deployments where 3300/3800 MHz edge coverage is not required. |
Compared with QPD1025 and AFGA35S008, the A5G35S008N-3400 provides broader 3300–3800 MHz coverage in the smallest footprint, making it optimal for space-constrained massive MIMO AAUs needing full n78 band support without sacrificing thermal performance or ruggedness.
Availability
A5G35S008N-3400 is available at Aetrix Electronics and suitable for 5G base station transceivers, massive MIMO active antenna units, and fixed wireless access customer premises equipment requiring stable component supply and long-term lifecycle assurance.
Supply support for A5G35S008N-3400 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and communications markets.
The A5G35S008N-3400 belongs to NXP's Airfast RF Power portfolio, engineered specifically for energy-efficient, thermally robust, and broadband 5G infrastructure PAs operating in sub-6 GHz bands.
FAQ
What is the recommended gate bias voltage for A5G35S008N-3400 during normal operation?
The A5G35S008N-3400 requires a negative gate-source quiescent voltage of –2.57 V (typical), with a specified range of –2.81 V to –2.33 V at VDD = 48 Vdc and IDQ = 24 mA. This value is measured in functional test and reflects the precise bias needed to establish the 24 mA idle current. The A5G35S008N-3400 must be turned on using the defined sequence: first apply –5 V pinch-off voltage, then enable VDS, then adjust VGS to the final operating point.
Does A5G35S008N-3400 require external impedance matching components?
No, the A5G35S008N-3400 is an internally matched GaN transistor optimized for 3400–3600 MHz operation, eliminating the need for external matching networks in most 5G NR and W-CDMA reference designs. All typical performance data-including 20.9 dB gain and –41.0 dBc ACPR at 3400 MHz-is measured with the device mounted on the NXP reference circuit, confirming its broadband match integrity without added components.
What is the thermal resistance specification for A5G35S008N-3400, and how is it measured?
The A5G35S008N-3400 has a thermal resistance of RθJC = 7.9 °C/W, measured by infrared methodology from active die surface to case at TC = 124.2°C and PD = 2.5 W. This value is critical for heatsink sizing and junction temperature estimation. The A5G35S008N-3400 also specifies RθCHC (FEA) = 18.1 °C/W for reliability modeling, which must be used when calculating channel temperature limits up to 225 °C.
Can A5G35S008N-3400 operate at frequencies outside the 3300–3800 MHz range?
The A5G35S008N-3400 is characterized and guaranteed for operation from 3300 MHz to 3800 MHz, covering the full n78 5G band. Performance parameters-such as 20.9 dB gain and –41.0 dBc ACPR-are validated across this range, with measured values at 3300, 3400, 3500, 3600, 3700, and 3800 MHz. Operation outside this band is not supported by characterization data and may result in degraded gain, efficiency, or linearity.
What is the maximum drain supply voltage rating for A5G35S008N-3400?
The absolute maximum drain-source voltage (VDSS) for A5G35S008N-3400 is 125 Vdc, but the recommended operating condition is VDD = 48 Vdc. The device is qualified for transient operation up to 55 Vdc, and all functional test data-including Psat = 39.7 dBm and Gps = 18.6 dB-is obtained at 48 Vdc. Exceeding 55 Vdc risks permanent damage, even if below the 125 Vdc limiting value.
A5G35S008N-3400 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- 6-LDFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Technology:
- -
- Configuration:
- -
- Frequency:
- 3.3GHz ~ 3.8GHz
- Gain:
- 18.6dB
- Voltage - Test:
- 48 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 24 mA
- Power - Output:
- 27dBm
- Voltage - Rated:
- 125 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-PDFN (4x4.5)
A5G35S008N-3400 FAQ
1.How can I place an order for A5G35S008N-3400 through Aetrix?
Please submit a Request for Quotation (RFQ) for A5G35S008N-3400 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A5G35S008N-3400 reliable?
The price and inventory of A5G35S008N-3400 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A5G35S008N-3400 is usually 5 days.
3.What payment methods are accepted for A5G35S008N-3400?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A5G35S008N-3400 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A5G35S008N-3400?
A5G35S008N-3400 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A5G35S008N-3400 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A5G35S008N-3400?
For technical support, including A5G35S008N-3400 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A5G35S008N-3400 requirements.
6.How does Aetrix verify that A5G35S008N-3400 is sourced from the original manufacturer or authorized distributors?
All A5G35S008N-3400 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A5G35S008N-3400 meets industry standards.
7.What is the process for return or replacement of A5G35S008N-3400?
All A5G35S008N-3400 units undergo pre-shipment inspection (PSI). If there is an issue with A5G35S008N-3400, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A5G35S008N-3400 part is unused and in its original packaging.
Return procedure for A5G35S008N-3400:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A5G35S008N-3400 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
