STMicroelectronics A6986F3V3TR
- Part No.:
- A6986F3V3TR
- Manufacturer:
- STMicroelectronics
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
A6986F3V3TR.pdf
- Description:
- IC REG BUCK 3.3V 1.5A 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,365
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A6986F3V3TR from STMicroelectronics is an AEC-Q100 qualified automotive synchronous step-down switching regulator delivering 1.5 A DC output at fixed 3.3 V, operating from 4 V to 38 V input, with 30 µA quiescent current in Low Consumption Mode (LCM), peak current mode architecture, and integrated output voltage supervisor for microcontroller reset sequencing.
For engineers reviewing the A6986F3V3TR datasheet, A6986F3V3TR pinout, A6986F3V3TR application, or A6986F3V3TR equivalent, key selection criteria include cold-crank robustness (100% duty cycle), dual-mode operation (LCM/LNM), RST open-collector sequencing capability, HTSSOP16 thermal performance (RthJA = 40 °C/W), and adjustable soft-start timing.
Technical Context
The A6986F3V3TR implements a peak current mode control architecture with pulse-by-pulse high-side/low-side current sensing, enabling precise constant-current protection and foldback during short-circuit events. Its embedded P-channel high-side switch (RDS(on) = 180 mΩ) supports ultra-low dropout operation across the full 4–38 V input range.
Two configurable operating modes are hardware-selected via MLF pinstrapping: Low Noise Mode (LNM) enforces constant-frequency PWM with minimized output ripple for car audio, while Low Consumption Mode (LCM) enables variable-frequency operation to achieve 30 µA IQ at light load. Synchronization (master/slave) and switchover functionality (VBIAS biasing) further enhance system-level integration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 1.5 A DC continuous - supports automotive body control modules and infotainment power rails without external boost stages. |
| Input Voltage Range | 4 V to 38 V - meets ISO 16750-2 cold crank (4.5 V min) and load dump (38 V max) requirements. |
| Quiescent Current (LCM) | 30 µA at light load - extends battery life in always-on parking systems (e.g., LCM applications). |
| Switching Frequency | 250 kHz to 2 MHz - selectable via FSW pinstrapping; enables compact magnetics and EMI optimization. |
| Output Voltage Accuracy | ±1.5% over temperature - ensures reliable reset assertion for connected µCs/FPGAs via integrated supervisor. |
| Thermal Shutdown | 165 °C with 30 °C hysteresis - protects against sustained overload in enclosed automotive enclosures. |
| RDS(on) HS / LS | 180 mΩ / 150 mΩ - minimizes conduction loss at medium-to-heavy loads, improving efficiency above 300 mA. |
Pinout & Package
Package: HTSSOP16 (exposed pad), RthJA = 40 °C/W (on ST demo board), RoHS-compliant, lead-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RST | Open-collector reset output | Asserts low when VOUT falls below programmable threshold; supports power-up sequencing of digital loads. |
| VCC | Internal analog supply | Requires ≥470 nF ceramic capacitor; powers internal reference and error amplifier circuitry. |
| SS/INH | Soft-start / inhibit control | Pulled low to disable IC; internal 4 µA current source charges external capacitor for controlled ramp-up. |
| SYNCH/ISKP | Sync input / skip level select | In LNM: accepts external clock; in LCM: selects valley current limit threshold for burst-mode control. |
| FSW | Frequency selection | Resistor divider to VCC/GND sets fSW before soft-start; enables EMI tuning without software intervention. |
| MLF | Mode and RST threshold select | Configures LNM vs. LCM and sets RST trip point (e.g., 93% of VOUT for A6986F3V3TR). |
| COMP | Error amplifier output | Connects external RC compensation network to stabilize loop response across line/load transients. |
| DELAY | RST assertion delay timing | External capacitor sets delay between VOUT regulation recovery and RST deassertion (power-good behavior if floating). |
| VOUT | Feedback sense node | Direct connection to regulated output; internal 3.3 V reference used for fixed-output variant. |
| SGND | Signal ground | Reference for analog blocks; must be separated from PGND to minimize noise coupling into feedback path. |
| PGND | Power ground (x2) | Return path for high-current LX switching node; exposed pad must connect to SGND/PGND for thermal relief. |
| LX | Switching node (x2) | Connects to external inductor; high di/dt node requiring tight layout and Kelvin routing to minimize ringing. |
| VIN | Main input supply | Accepts 4–38 V; internal UVLO thresholds (2.7 V rise / 2.4 V fall) prevent erratic startup during brownout. |
| VBIAS | Switchover auxiliary supply | Optional connection to regulated output to reduce IQ in LCM; threshold at 2.85–3.2 V for VIN→VBIAS transition. |
Key Features
| Feature | Design Value |
|---|---|
| 100% duty cycle operation | Enables regulation down to 4 V input - critical for cold-crank survival in 12 V automotive systems. |
| Embedded output voltage supervisor | Programmable RST threshold with adjustable delay eliminates need for external reset IC in µC/FPGA power domains. |
| Peak current mode architecture | Provides inherent cycle-by-cycle current limiting and fast transient response without external slope compensation. |
| Adjustable soft-start time | Externally set via SS/INH capacitor - prevents inrush current damage to input capacitors and upstream converters. |
| Overvoltage protection (OVP) | Discharges output capacitor during fault - protects downstream 3.3 V logic from destructive overvoltage events. |
| Thermal shutdown with hysteresis | 165 °C trip + 30 °C hysteresis ensures safe recovery after overload without oscillation or latch-up. |
Applications
| Body Control Module (BCM) | Infotainment Power Supply |
|---|---|
Use Scenario: Centralized power management for door locks, lighting, and window controls in modern vehicle architectures. IC Role / Device Role / Timing Role: Primary 3.3 V buck regulator supplying MCU, CAN transceivers, and sensor interfaces with cold-crank resilience. Use Value: 100% duty cycle and 4 V minimum input ensure uninterrupted operation during engine start; 30 µA LCM IQ extends battery life during extended parking. | Use Scenario: Clean, low-noise 3.3 V rail for DSPs, audio codecs, and display controllers in head units and digital clusters. IC Role / Device Role / Timing Role: Fixed-output synchronous buck converter operating in Low Noise Mode (LNM) to suppress switching ripple in sensitive analog signal paths. Use Value: Constant-frequency PWM and synchronized operation minimize conducted EMI; RDS(on) values reduce thermal stress under sustained 1.2 A audio processing loads. |
| ADAS Camera Power | Telematics Control Unit (TCU) |
Use Scenario: Powering image sensors and ISP processors in rear-view and surround-view camera modules. IC Role / Device Role / Timing Role: High-reliability 3.3 V supply with integrated reset supervision ensuring deterministic boot sequence for vision SoCs. Use Value: Embedded RST with programmable delay guarantees clean power-good signaling before ISP initialization; AEC-Q100 qualification ensures field longevity. | Use Scenario: Main 3.3 V supply for cellular modems, GNSS receivers, and secure boot MCUs in vehicle connectivity gateways. IC Role / Device Role / Timing Role: Automotive-grade buck regulator supporting both always-on monitoring (LCM) and active data transmission (LNM) states. Use Value: Dual-mode operation reduces average IQ during sleep while maintaining low-noise performance during LTE/NR bursts; synchronization avoids frequency beating with RF sections. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM61480QPWRQ1 | 4.5–36 V input, 3.3 V fixed, 8 A output, 15 µA IQ, 2.1 MHz max fSW, QFN-16 | Higher current capacity and lower IQ, but lacks integrated RST supervisor and LNM/LCM mode selection | Preferred for high-power ADAS ECUs needing >2 A, where external reset IC is acceptable |
| TPS62933QPWRQ1 | 3–36 V input, 3.3 V fixed, 3 A output, 12 µA IQ, 1–2.2 MHz fSW, VQFN-16 | Lower IQ and higher current, but no switchover (VBIAS) support or programmable RST delay | Better for space-constrained telematics modules prioritizing ultra-low IQ over sequencing flexibility |
Compared with LM61480QPWRQ1 and TPS62933QPWRQ1, the A6986F3V3TR uniquely integrates RST supervision with adjustable delay and dual LNM/LCM modes - making it optimal for cost-sensitive, functionally complete automotive subsystems where external components must be minimized.
Availability
A6986F3V3TR is available at Aetrix Electronics and suitable for automotive body control, infotainment power delivery, and ADAS camera modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for A6986F3V3TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive-grade analog, power, and microcontroller solutions with vertical manufacturing and AEC-Q100 process validation.
The A6986F series belongs to ST's automotive power management portfolio, designed specifically for robust, low-IQ DC-DC conversion in harsh vehicle environments - emphasizing cold-crank survival, EMI resilience, and functional safety readiness.
FAQ
What is the purpose of the VBIAS pin on the A6986F3V3TR?
The VBIAS pin enables switchover functionality: when connected to the regulated 3.3 V output, it supplies part of the internal analog circuitry, reducing total quiescent current from VIN in Low Consumption Mode. The switchover threshold is 2.85–3.2 V rising and 2.78–3.15 V falling, allowing efficient operation during battery-powered parking modes without external bias sources.
How does the RST output behave during power-up and fault conditions?
The RST open-collector output goes low when VOUT falls below the MLF-programmed threshold (e.g., 93% of 3.3 V = ~3.07 V). After VOUT recovers, RST remains low for a time determined by the external DELAY capacitor before releasing - implementing a programmable power-good delay. During overvoltage, OVP discharges the output capacitor but does not directly assert RST.
Can the A6986F3V3TR synchronize to an external clock in Low Noise Mode?
Yes - in Low Noise Mode (LNM), the SYNCH/ISKP pin accepts an external master clock (266.5 kHz to 2.2 MHz typical) to force constant-frequency PWM operation and eliminate beat frequencies. The device supports fan-out to up to six slave devices. In LCM, this pin instead selects skip current level and cannot accept external sync signals.
What thermal derating applies when using the HTSSOP16 package without a thermal pad connection?
Without connecting the exposed pad to SGND/PGND, thermal resistance increases significantly beyond the specified RthJA = 40 °C/W. Derating is non-linear: at 1.5 A load and 25 °C ambient, junction temperature may exceed 150 °C within seconds. ST strongly mandates soldering the exposed pad to a minimum 100 mm² copper area tied to both SGND and PGND planes to maintain safe operation across the full -40 °C to +125 °C ambient range.
A6986F3V3TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 38V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 1.5A
- Frequency - Switching:
- 250kHz ~ 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
A6986F3V3TR FAQ
1.How can I place an order for A6986F3V3TR through Aetrix?
Please submit a Request for Quotation (RFQ) for A6986F3V3TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A6986F3V3TR reliable?
The price and inventory of A6986F3V3TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A6986F3V3TR is usually 5 days.
3.What payment methods are accepted for A6986F3V3TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A6986F3V3TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A6986F3V3TR?
A6986F3V3TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A6986F3V3TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A6986F3V3TR?
For technical support, including A6986F3V3TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A6986F3V3TR requirements.
6.How does Aetrix verify that A6986F3V3TR is sourced from the original manufacturer or authorized distributors?
All A6986F3V3TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A6986F3V3TR meets industry standards.
7.What is the process for return or replacement of A6986F3V3TR?
All A6986F3V3TR units undergo pre-shipment inspection (PSI). If there is an issue with A6986F3V3TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A6986F3V3TR part is unused and in its original packaging.
Return procedure for A6986F3V3TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A6986F3V3TR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

