Allegro MicroSystems A80605KESJSR-1
- Part No.:
- A80605KESJSR-1
- Manufacturer:
- Allegro MicroSystems
- Category:
- LED Drivers
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
A80605KESJSR-1.pdf
- Description:
- WIDE INPUT VOLTAGE RANGE BOOST/S
- Quantity:
- Payment:

- Shipping:

Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A80605KESJSR-1 from Allegro MicroSystems is an AEC-Q100 qualified automotive LED driver IC implementing a current-mode boost/SEPIC converter with external N-channel MOSFET gate driver and six integrated 140 mA current sinks. It delivers ultra-high PWM dimming ratio (15,000:1 at 200 Hz), operates from 4.5–40 V input, and supports stop/start and load dump resilience in exterior lighting and HUD applications.
For engineers reviewing the A80605KESJSR-1 datasheet, A80605KESJSR-1 pinout, A80605KESJSR-1 application, or A80605KESJSR-1 equivalent, key selection considerations include its One-Out-All-Out fault handling mode, Pre-Emptive Boost control for low-output-ripple dimming, 24-pin wettable-flank QFN package, and compatibility with high-brightness LED strings up to 11 LEDs in series.
Technical Context
The A80605KESJSR-1 integrates a programmable 260 kHz–2.3 MHz boost/SEPIC controller with external MOSFET gate drive (GDRV, GATE), six precision current sinks (LED1–LED6), and Pre-Emptive Boost (PEB) timing control to minimize output ripple and enable sub-microsecond PWM on-time (0.3 µs). Its fault architecture implements One-Out-All-Out response-shutting down all channels upon detection of any single LED string fault.
It features dual dimming paths: EN/PWM for digital control and ADIM for analog or APWM modulation (40–1000 kHz), enabling combined PWM+analog dimming for 150,000:1 contrast. Input protection includes VIN UVLO (4.45 V rise / 4.05 V fall), overtemperature shutdown (170 °C), and cycle-by-cycle current limiting via CS pin sensing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5–40 V startup; sustains operation down to 4 V-enables robustness during cold crank and load dump transients. |
| LED Current Sinks | Six independent sinks, each up to 140 mA ±0.7% accuracy; paralleling enables up to 840 mA total LED current. |
| PWM Dimming Ratio | 15,000:1 at 200 Hz using PWM only; 150,000:1 when combining PWM + analog dimming-critical for HUD and infotainment backlighting. |
| Switching Frequency | 260 kHz–2.3 MHz, externally synchronizable or resistor-programmable; dithering reduces EMI without compromising regulation. |
| Fault Handling | One-Out-All-Out mode: any single LED open/short or OVP fault disables all six current sinks-meets ASIL B system-level safety requirements. |
| Package | 24-pin 4 mm × 4 mm QFN with wettable flank and exposed thermal pad-supports high-power dissipation (RθJA = 37 °C/W). |
| Operating Temperature | –40 °C to +125 °C ambient-qualified per AEC-Q100 Grade 1 for under-hood and cabin automotive environments. |
Pinout & Package
24-pin 4 mm × 4 mm QFN with wettable flank and exposed thermal pad (ES package); requires ≥8 vias connecting the pad to PCB ground plane for thermal integrity and solder joint reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–6 (LED1–LED6) | LED current sink outputs | Cathode connections for up to six independent LED strings; each sinks up to 140 mA with <0.8% matching. |
| 7 (EN/PWM) | Enable & PWM dimming input | High-logic enables IC; toggling controls LED brightness; minimum on-time 0.3 µs supports ultra-deep dimming. |
| 10 (PEB) | Pre-Emptive Boost delay control | Resistor-to-ground sets PEB timing (3.2–10.5 µs) to synchronize boost switch turn-on with LED sink activation-reducing output ripple. |
| 17–20 (GDRV, GATE, CS, VSENSE) | External MOSFET interface | GDRV drives N-FET gate; GATE drives optional P-FET input disconnect; CS senses peak switch current; VSENSE monitors input overcurrent. |
| 23 (FAULT) | Open-drain fault status output | Pulled low on any fault (OVP, OTP, LED short/open, FSET/ISET open)-triggers system-level diagnostics and shutdown. |
| 24 (VDD) | Internal LDO output | ~4.25 V regulated supply for internal circuitry; requires 1 µF decoupling to AGND. |
Key Features
| Feature | Design Value |
|---|---|
| Pre-Emptive Boost (PEB) control | Minimizes output voltage ripple during PWM dimming by precisely aligning boost switch activation with LED sink turn-on-eliminates MLCC audible noise. |
| Programmable frequency dithering | Reduces EMI peaks by modulating switching frequency (±5% range, 1–22 kHz modulation) without affecting regulation stability. |
| One-Out-All-Out fault response | Guarantees deterministic shutdown across all LED channels upon detection of any single-string fault-simplifies ASIL B system integration. |
| Ultra-low PWM on-time capability | 0.3 µs minimum pulse width enables >15,000:1 contrast ratio at 200 Hz-essential for high-dynamic-range automotive displays. |
| Integrated input disconnect support | GATE pin drives external P-channel MOSFET to isolate VIN during output-to-ground short faults-enhances system-level fault containment. |
Applications
| Automotive Exterior Lighting | Automotive Heads-Up Display (HUD) |
|---|---|
Use Scenario: Adaptive front lighting systems (AFS) with dynamic beam shaping using multi-string high-power white LEDs. IC Role / Device Role / Timing Role: A80605KESJSR-1 regulates six independent LED strings, provides synchronized PWM dimming, and withstands 40 V load dump transients. Use Value: Enables precise luminance control across multiple zones while maintaining ASIL B-compliant fault response and thermal stability. | Use Scenario: Projection-based HUD requiring ultra-high contrast (>10,000:1) and flicker-free illumination under varying ambient light. IC Role / Device Role / Timing Role: A80605KESJSR-1 delivers 150,000:1 dimming via combined PWM+analog control and suppresses output ripple that causes image artifacts. Use Value: Eliminates visible capacitor whine and ensures stable brightness gradation critical for driver attention and safety. |
| Infotainment LCD Backlighting | Automotive Interior Ambient Lighting |
Use Scenario: Mid-size center-stack displays (7–12 inch) with local dimming zones driven by segmented LED arrays. IC Role / Device Role / Timing Role: A80605KESJSR-1 powers up to six parallel LED strings per zone, supports external sync for frame-aligned dimming, and maintains regulation during ignition cycling. Use Value: Delivers consistent color uniformity and eliminates brightness stepping during vehicle start-stop events. | Use Scenario: RGBW ambient lighting modules with individually controllable white and colored LED channels. IC Role / Device Role / Timing Role: A80605KESJSR-1 drives high-current white strings while ADIM and EN/PWM pins allow independent analog/digital intensity tuning. Use Value: Supports smooth, silent dimming transitions and meets stringent EMC limits via programmable dithering and spread-spectrum operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-string LED driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3409QMYX/NOPB | Single-channel buck-boost LED controller; no integrated current sinks; requires external sense resistors and gate drivers. | Lacks multi-string integration and Pre-Emptive Boost; dimming ratio limited to ~1,000:1; no AEC-Q100 qualification. | Select when discrete control and layout flexibility outweigh integrated channel count and automotive qualification needs. |
| MAX20050ATP/V+T | Four-channel 150 mA AEC-Q100 LED driver; fixed 2.2 MHz switching; no PEB or dithering; One-Out-Continue fault mode. | Lower channel count; lacks ultra-deep dimming capability and ripple suppression; different fault strategy reduces system-level safety margin. | Choose for cost-sensitive 4-string applications where 15,000:1 dimming and ASIL B fault containment are not required. |
Compared with LM3409QMYX/NOPB and MAX20050ATP/V+T, the A80605KESJSR-1 uniquely combines six integrated current sinks, One-Out-All-Out fault handling, Pre-Emptive Boost, and 150,000:1 dimming-making it the only option qualified for ASIL B-compliant HUD and adaptive exterior lighting.
Availability
A80605KESJSR-1 is available at Aetrix Electronics and suitable for automotive exterior lighting, heads-up display systems, and infotainment backlighting requiring stable component supply across extended production lifecycles.
Supply support for A80605KESJSR-1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer and manufacturer of high-performance power ICs and magnetic sensors for automotive and industrial applications.
The A80605 product line was developed specifically for high-reliability, high-dynamic-range LED lighting in automotive safety-critical systems-including adaptive driving beams and HUDs-where ultra-deep dimming, fault containment, and transient resilience are mandatory.
FAQ
What is the key functional difference between A80605KESJSR-1 and A80605KESJSR?
The A80605KESJSR-1 implements One-Out-All-Out fault handling: any single LED string fault (open or short) disables all six current sinks. In contrast, A80605KESJSR uses One-Out-Continue mode, which keeps remaining strings operational. This makes A80605KESJSR-1 suitable for ASIL B systems requiring deterministic fault containment. Both share identical electrical specs, pinout, and package.
Does A80605KESJSR-1 support synchronization to an external clock source?
Yes, A80605KESJSR-1 supports external synchronization via the FSET/SYNC pin. An external clock signal between 260 kHz and 2.3 MHz can be applied to lock the internal oscillator, eliminating beat frequencies and reducing EMI in multi-IC systems. When synchronized, frequency dithering is disabled, preserving timing determinism.
How does the Pre-Emptive Boost (PEB) feature improve performance in A80605KESJSR-1?
The Pre-Emptive Boost (PEB) feature in A80605KESJSR-1 reduces output voltage ripple during PWM dimming by delaying the boost switch turn-on relative to LED sink activation. This prevents current surges into output capacitors, eliminating audible noise from MLCCs and enabling stable 15,000:1 contrast at 200 Hz-critical for HUD and premium interior lighting.
What thermal design guidance applies to A80605KESJSR-1 in high-power LED applications?
A80605KESJSR-1 has RθJA = 37 °C/W on a 4-layer JEDEC-standard PCB. For continuous 840 mA total LED current, thermal derating is required above 85 °C ambient. The exposed thermal pad must connect to the PCB ground plane via ≥8 vias (0.3 mm diameter) to maintain junction temperature below 150 °C. Layout must minimize PGND and AGND loop area to avoid noise coupling.
Can A80605KESJSR-1 drive more than six LED strings?
No-A80605KESJSR-1 integrates exactly six current sinks (LED1–LED6). However, multiple sinks can be paralleled (e.g., LED1+LED2) to increase per-string current up to 840 mA. Driving additional independent strings requires a second A80605KESJSR-1 or a higher-channel controller; the IC does not support daisy-chaining or external sink expansion.
A80605KESJSR-1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- DC DC Controller
- Topology:
- Step-Up (Boost)
- Internal Switch(s):
- No
- Number of Outputs:
- 6
- Voltage - Supply (Min):
- 4.5V
- Voltage - Supply (Max):
- 40V
- Voltage - Output:
- -
- Current - Output / Channel:
- 140mA
- Frequency:
- 260kHz ~ 2.3MHz
- Dimming:
- Analog, PWM
- Applications:
- Backlight
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (4x4)
A80605KESJSR-1 FAQ
1.How can I place an order for A80605KESJSR-1 through Aetrix?
Please submit a Request for Quotation (RFQ) for A80605KESJSR-1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A80605KESJSR-1 reliable?
The price and inventory of A80605KESJSR-1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A80605KESJSR-1 is usually 5 days.
3.What payment methods are accepted for A80605KESJSR-1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A80605KESJSR-1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A80605KESJSR-1?
A80605KESJSR-1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A80605KESJSR-1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A80605KESJSR-1?
For technical support, including A80605KESJSR-1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A80605KESJSR-1 requirements.
6.How does Aetrix verify that A80605KESJSR-1 is sourced from the original manufacturer or authorized distributors?
All A80605KESJSR-1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A80605KESJSR-1 meets industry standards.
7.What is the process for return or replacement of A80605KESJSR-1?
All A80605KESJSR-1 units undergo pre-shipment inspection (PSI). If there is an issue with A80605KESJSR-1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A80605KESJSR-1 part is unused and in its original packaging.
Return procedure for A80605KESJSR-1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A80605KESJSR-1 Tags

-
BCR402RE6327HTSA1
Infineon Technologies

-
BCR430UXTSA2
Infineon Technologies

-
BCR420UE6433HTMA1
Infineon Technologies

-
BCR420UE6327HTSA1
Infineon Technologies

-
BCR421UE6327HTSA1
Infineon Technologies

-
LYT1604D-TL
Power Integrations

-
HV9910CLG-G
Microchip Technology

-
CL2N8-G
Microchip Technology

-
BCR420UW6-7
Diodes Incorporated

-
BCR421UW6-7
Diodes Incorporated

-
BCR420UFD-7
Diodes Incorporated

-
BCR421UFD-7
Diodes Incorporated
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

