My Inquiry
My Account
Allegro MicroSystems A8585KLKTR-T-3
- Part No.:
- A8585KLKTR-T-3
- Manufacturer:
- Allegro MicroSystems
- Package:
- 10-LSOP (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
A8585KLKTR-T-3.pdf
- Description:
- IC REG BUCK 3.3V 2A 10SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,537
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A8585KLKTR-T-3 from Allegro MicroSystems is a wide-input, 2 A automotive buck regulator with fixed 3.3 V ±1.0% output, integrated 110 mΩ high-side MOSFET, selectable Low IQ PFM/Sleep mode, and AEC-Q100 qualification - designed for car audio and infotainment power rails requiring stable low-quiescent operation under idle-stop conditions.
For engineers reviewing the A8585KLKTR-T-3 datasheet, A8585KLKTR-T-3 pinout, A8585KLKTR-T-3 application, or A8585KLKTR-T-3 equivalent, key selection criteria include its 3.3 V fixed output, EN/SLEEP pin control (not PWM/PFM), 5 µA sleep current at 16 V VIN, −40°C to 150°C junction range, and SOIC-10EP package with exposed thermal pad.
Technical Context
The A8585KLKTR-T-3 implements current-mode control with external compensation (COMP pin), programmable switching frequency (300–550 kHz via RFSET), and dual-mode operation: forced PWM (via FSET/SYNC) or automatic transition between PWM and Low IQ PFM based on load and EN/SLEEP state. It uses pulse-by-pulse current limiting and hiccup-mode short-circuit protection.
Its functional block includes a transconductance error amplifier (gm = 133–230 µA/V for 3.3 V output), BOOT regulator with 1.8–2.2 V enable threshold, and active-low NPOR with 7.5 ms delay. The EN/SLEEP pin enables ultra-low-power shutdown (≤15 µA), distinct from the PWM/PFM pin used in A8585 and A8585-1 variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±1.0% over −40°C to 150°C; ensures stable MCU/SoC core rail in automotive environments. |
| Max Output Current | 2 A continuous; supports high-current audio DSPs and display controllers without external pass devices. |
| Sleep Mode Current | ≤15 µA at 35 V VIN; enables battery-sensitive always-on systems during vehicle ignition-off periods. |
| Input Voltage Range | 4.0 V to 35 V; accommodates cold-crank (4.0 V) and load-dump (up to 40 V transient) per ISO 7637-2. |
| Switching Frequency | Adjustable 300–550 kHz (up to 605 kHz with sync); allows EMI optimization and inductor size trade-offs. |
| Thermal Resistance | RθJA = 35 °C/W on 4-layer JEDEC PCB; requires ≥6 vias to ground pad for full 2 A derating. |
| Protection Features | Pulse-by-pulse OCP, hiccup-mode short-circuit, BOOT open/short, UVLO (3.6 V start), thermal shutdown (170°C trip). |
Pinout & Package
Package: 10-pin SOIC with exposed thermal pad (suffix LK); lead-free, 100% matte-tin plating; requires PCB ground plane connection via ≥6 vias under pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1,2 VIN | Power input for control circuitry and high-side MOSFET drain | Must be decoupled with high-frequency ceramic capacitor near pins; supports 4–35 V nominal, 40 V surge. |
| 3 EN/SLEEP | Enable/shutdown control input | Logic-high enables regulation; logic-low forces <15 µA shutdown with VOUT = 0 V; not floatable. |
| 4 FSET/SYNCPWM | Frequency setting and PWM synchronization | Resistor-to-GND sets fSW; external clock overrides mode selection and locks switching frequency. |
| 5 VOUT | Regulated output and feedback node | Kelvin-connected to output capacitor; internal resistor divider feeds error amplifier; max 5.5 V rating. |
| 6 NPOR | Active-low power-on reset output | Open-drain; asserts low until VOUT reaches regulation + 7.5 ms delay; used for system sequencer timing. |
| 7 COMP | Error amplifier output and loop compensation node | Connect RZ/CZ/CP network here; determines stability and transient response across load/line variations. |
| 8 GND | Analog and power ground reference | Common return for control circuitry; must be tied to thermal pad and low-impedance ground plane. |
| 9 SW | High-side MOSFET source and power switch node | Connects to LO and D1; high dv/dt node requiring short, wide traces and minimized loop area. |
| 10 BOOT | High-side gate drive bootstrap supply | 47 nF ceramic cap required between BOOT and SW; enables N-channel high-side drive above VIN. |
| Pad | Exposed thermal pad | Electrically connected to GND; mandatory for thermal performance and reliability at full load. |
Key Features
| Feature | Design Value |
|---|---|
| AEC-Q100 Grade 1 qualification | Validated for −40°C to 150°C operation; meets automotive reliability and stress test requirements. |
| Pre-biased startup capability | VOUT ramps monotonically even when output capacitor is pre-charged; prevents reverse current or latch-up. |
| External synchronization input | FSET/SYNCPWM accepts 375–605 kHz external clock; eliminates beat frequencies in multi-rail systems. |
| Frequency dithering | ±7.5% spread-spectrum modulation reduces peak EMI amplitude for CISPR 25 Class 5 compliance. |
| Stable with ceramic or electrolytic output caps | No minimum ESR requirement; simplifies BOM and improves transient response vs. traditional LDOs. |
| Pin-fault tolerant design | Detects and recovers from open/short faults on NPOR, COMP, FSET, and EN/SLEEP pins without latch-up. |
Applications
| Instrument Clusters | Audio Amplifier Power Rails |
|---|---|
Use Scenario: Digital instrument cluster with TFT display and microcontroller operating in stop-start vehicles. IC Role / Device Role / Timing Role: Primary 3.3 V buck regulator supplying MCU, CAN transceiver, and display interface. Use Value: Sleep mode draws ≤15 µA during engine-off, preserving battery; 3.3 V accuracy maintains ADC reference integrity. | Use Scenario: Class-D audio amplifier in premium car audio head unit requiring clean, efficient 3.3 V bias. IC Role / Device Role / Timing Role: Dedicated 3.3 V supply for amplifier control logic and digital signal processing. Use Value: Low IQ PFM mode sustains regulation at µA-level standby loads; 2 A capacity handles burst peaks during audio playback. |
| Navigation Systems | HVAC Control Modules |
Use Scenario: In-vehicle navigation module with GPS receiver and touch controller needing robust 3.3 V rail. IC Role / Device Role / Timing Role: Main system regulator powering GPS baseband IC, touch controller, and memory interface. Use Value: Withstands 40 V load dump transients; UVLO hysteresis prevents brownout oscillation during cranking. | Use Scenario: HVAC control unit with motor drivers and environmental sensors operating across wide temperature range. IC Role / Device Role / Timing Role: 3.3 V supply for HVAC MCU, CAN bus interface, and sensor signal conditioning. Use Value: −40°C to 150°C junction rating ensures reliability in under-hood mounting; NPOR provides deterministic reset timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| A8586KEJTR-T | Successor device with improved efficiency, lower IQ (2.5 µA sleep), and same 3.3 V output; SOIC-8EP package (no FSET/SYNC pin). | Drop-in replacement only if FSET/SYNC synchronization is not required; smaller footprint but reduced frequency flexibility. | Select for new designs requiring extended lifecycle support and lower quiescent current. |
| MPQ4420AGL-AEC1-Z | Monolithic 2 A buck with 3.3 V fixed output, AEC-Q100, but no EN/SLEEP pin; uses MODE pin for PFM/PWM selection instead. | Lacks dedicated ultra-low-power shutdown; sleep current ~25 µA (vs. 5 µA typ for A8585KLKTR-T-3); no NPOR output. | Choose when system does not require sub-10 µA shutdown or hardware reset signaling. |
Compared with A8585KLKTR-T-3, A8586KEJTR-T offers lower sleep current and newer qualification, while MPQ4420AGL-AEC1-Z trades EN/SLEEP and NPOR functionality for simpler control and higher integration density - both require layout revision due to different pinouts and package sizes.
Availability
A8585KLKTR-T-3 is available at Aetrix Electronics and suitable for automotive instrument clusters, infotainment head units, navigation systems, and HVAC control modules requiring stable component supply under AEC-Q100-compliant conditions.
Supply support for A8585KLKTR-T-3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer of high-performance power ICs and magnetic sensors, specializing in automotive and industrial motion control solutions.
The A8585 family was developed specifically for next-generation car audio and infotainment systems, delivering high-current, wide-input, low-IQ regulation with comprehensive fault protection and AEC-Q100 compliance.
FAQ
What is the output voltage and accuracy of the A8585KLKTR-T-3?
The A8585KLKTR-T-3 provides a fixed 3.3 V output with ±1.0% accuracy over −40°C to 150°C junction temperature. This specification is ensured by design and characterization, not production tested, and applies when VOUT = 2 × VCOMP. The tight tolerance supports precision analog and digital subsystems in automotive applications.
Does the A8585KLKTR-T-3 support external frequency synchronization?
Yes, the A8585KLKTR-T-3 supports external synchronization via the FSET/SYNCPWM pin, accepting input clocks from 375 kHz to 605 kHz. When an external clock is applied, it forces PWM mode and locks the switching frequency - overriding any EN/SLEEP or light-load PFM behavior. This feature enables EMI reduction in multi-converter systems.
What is the maximum input voltage the A8585KLKTR-T-3 can withstand?
The A8585KLKTR-T-3 has an absolute maximum input voltage rating of 40 V on the VIN pins, enabling robust operation during automotive load-dump events per ISO 7637-2. Its operational input range is 4.0 V to 35 V, with undervoltage lockout activating at 3.6 V (rising) and releasing at 3.4 V (falling) to prevent unstable startup during cranking.
How does the EN/SLEEP pin function on the A8585KLKTR-T-3?
The EN/SLEEP pin on the A8585KLKTR-T-3 controls device enablement and ultra-low-power shutdown. A logic-high voltage (>1.3 V) enables regulation; a logic-low voltage (<0.5 V) forces shutdown with total input current ≤15 µA at 35 V VIN and VOUT = 0 V. The pin must never be left floating and should be tied to VIN if sleep mode is unused.
Is the A8585KLKTR-T-3 still recommended for new designs?
No - the A8585KLKTR-T-3 is discontinued for new designs as of September 30, 2024. Allegro recommends A8586KEJTR-T as the suggested replacement. While A8585KLKTR-T-3 remains available through Aetrix Electronics for legacy support, samples are no longer provided, and production is limited to existing inventory.
A8585KLKTR-T-3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 10-LSOP (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 35V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 2A
- Frequency - Switching:
- 300kHz ~ 550kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-SOIC
A8585KLKTR-T-3 FAQ
1.How can I place an order for A8585KLKTR-T-3 through Aetrix?
Please submit a Request for Quotation (RFQ) for A8585KLKTR-T-3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A8585KLKTR-T-3 reliable?
The price and inventory of A8585KLKTR-T-3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A8585KLKTR-T-3 is usually 5 days.
3.What payment methods are accepted for A8585KLKTR-T-3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A8585KLKTR-T-3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A8585KLKTR-T-3?
A8585KLKTR-T-3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A8585KLKTR-T-3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A8585KLKTR-T-3?
For technical support, including A8585KLKTR-T-3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A8585KLKTR-T-3 requirements.
6.How does Aetrix verify that A8585KLKTR-T-3 is sourced from the original manufacturer or authorized distributors?
All A8585KLKTR-T-3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A8585KLKTR-T-3 meets industry standards.
7.What is the process for return or replacement of A8585KLKTR-T-3?
All A8585KLKTR-T-3 units undergo pre-shipment inspection (PSI). If there is an issue with A8585KLKTR-T-3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A8585KLKTR-T-3 part is unused and in its original packaging.
Return procedure for A8585KLKTR-T-3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A8585KLKTR-T-3 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
