Allegro MicroSystems A8590KLPTR-T-2
- Part No.:
- A8590KLPTR-T-2
- Manufacturer:
- Allegro MicroSystems
- Package:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
A8590KLPTR-T-2.pdf
- Description:
- IC REG BUCK ADJ 3A 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,015
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A8590KLPTR-T-2 from Allegro MicroSystems is an automotive-grade asynchronous buck regulator delivering up to 3.0 A output current with ±1.0% output voltage accuracy (0°C to 85°C), 4.0–35 V input range, and programmable 250 kHz–2.4 MHz switching frequency. It integrates a 110 mΩ high-side MOSFET and supports Low-IQ PFM mode drawing ≤50 µA at 12 VIN/3.3 VOUT/40 µA load-enabling keep-alive power for car audio microcontrollers during stop-start cycles.
For engineers reviewing the A8590KLPTR-T-2 datasheet, A8590KLPTR-T-2 pinout, A8590KLPTR-T-2 application, or A8590KLPTR-T-2 equivalent, key selection criteria include its AEC-Q100 qualification, 40 V surge tolerance, NPOR open-drain reset output, SLEEP pin ultra-low shutdown (<10 µA), and external synchronization capability via PWM/PFM pin.
Technical Context
The A8590KLPTR-T-2 employs current-mode control with transconductance error amplifier (750 µA/V typ), slope compensation scalable with fOSC, and pulse-by-pulse overcurrent protection triggering at 4.1–5.1 A. Its Idle/Stop-Start Recovery technique actively suppresses output overshoot during VIN recovery from undervoltage events.
It features dual-mode operation: PWM mode (fixed-frequency, up to 2.4 MHz) and Low-IQ PFM mode (variable-frequency, <50 µA quiescent current), selected via dedicated logic-level PWM/PFM pin. The SLEEP pin forces full shutdown with <5 µA draw at 85°C and 16 VIN, while NPOR provides active-low power-on reset validated by regulated VOUT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.0 V to 35 V - supports 12 V automotive battery with 40 V surge tolerance and cold-crank down to 3.4 VIN (typ) |
| Output Current | Up to 3.0 A - limited by thermal design; derated above 85°C ambient on JEDEC 4-layer PCB (RθJA = 34°C/W) |
| Output Voltage Accuracy | ±1.0% (0°C to 85°C), ±1.5% (–40°C to 150°C) - enables precise 3.3 V/5.0 V/6.5 V rail generation for DSPs and audio codecs |
| Quiescent Current | ≤50 µA in Low-IQ PFM mode (12 VIN, 3.3 VOUT, 40 µA load) - sustains microcontroller keep-alive during engine-off |
| Switching Frequency | 250 kHz to 2.4 MHz - adjustable via RFSET resistor; synchronizable to external clock >1.2× fOSC |
| Protection Features | Pulse-by-pulse OCP, hiccup-mode short-circuit, BOOT OV/UV, VOUT OVP/UVP, thermal shutdown (170°C trip), and NPOR validation |
| Package | 16-pin TSSOP with exposed thermal pad (LP suffix) - RoHS-compliant, matte-tin leadframe, optimized for automotive thermal cycling |
Pinout & Package
Package: 16-pin TSSOP with exposed thermal pad (LP), lead-free, matte-tin plated. Requires minimum 6 vias connecting pad to internal ground plane for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (1,2) | Power input | Supplies control circuitry and high-side MOSFET drain; accepts 4.0–35 V with 40 V surge rating |
| SLEEP (4) | Shutdown control | Logic-high (>2.1 V) enables operation; logic-low (<0.5 V) enters <5 µA shutdown with VOUT = 0 V |
| GND (5,13) | Ground reference | Dual ground pins reduce noise coupling; must connect to low-impedance PCB ground plane |
| FSET (8) | Frequency setting | Resistor-to-ground sets base PWM frequency (250 kHz–2.4 MHz); enables EMI optimization |
| PWM/PFM (6) | Mode selection & sync | Logic-low = Low-IQ PFM; logic-high = fixed-frequency PWM; external clock >1.2× fOSC forces synchronization |
| FB (10) | Feedback input | Monitors VOUT via resistor divider; 800 mV reference enables adjustable output from 0.8 V to 10 V |
| NPOR (7) | Reset output | Active-low open-drain signal asserting after tD(NPOR) = 7.5 ms once VOUT reaches regulation |
| SW (14,15) | Switch node | Source of integrated high-side MOSFET; connects to external diode and output inductor; requires low-inductance layout |
| BOOT (16) | Gate drive boost | Charged via external 47 nF capacitor to SW; enables high-side N-MOSFET drive with 4.5 V gate-source margin |
Key Features
| Feature | Design Value |
|---|---|
| Automotive AEC-Q100 qualified | Rated for –40°C to 125°C ambient; validated for instrument clusters, infotainment, and HVAC systems |
| Idle/Stop-Start Recovery | Actively clamps duty cycle during VIN undershoot to eliminate VOUT overshoot upon recovery - critical for engine restart stability |
| External compensation network | RZ/CZ/CP on COMP pin enables loop tuning across wide frequency and capacitor types (ceramic or electrolytic) |
| Pre-biased startup capability | Allows VOUT to be pre-charged without causing reset or latch-up - supports hot-swap and multi-rail sequencing |
| Robust fault coverage | Includes BOOT open/short detection, asynchronous diode open/short protection, and pin-to-ground short diagnostics per FMEA requirements |
Applications
| Instrument Clusters | Car Audio Systems |
|---|---|
Use Scenario: Powering digital gauges, TFT displays, and CAN interface ICs in modern vehicle dashboards with frequent stop-start cycles. IC Role / Device Role / Timing Role: Primary 3.3 V/5.0 V buck regulator supplying microcontroller, display driver, and communication peripherals. Use Value: Low-IQ PFM mode maintains 3.3 V rail at <50 µA during engine-off, enabling instant wake-up; NPOR ensures clean boot sequence after ignition. |
Use Scenario: Delivering stable 5.0 V or 6.5 V to Class-D amplifiers, DSPs, and Bluetooth modules in premium automotive head units. IC Role / Device Role / Timing Role: High-current DC-DC converter with integrated 110 mΩ MOSFET, eliminating external switch and reducing BOM count. Use Value: 3.0 A capability and 2.4 MHz switching enable compact 22 µH inductors; external sync eliminates beat frequencies with audio clock domains. |
| Navigation Systems | HVAC Control Units |
Use Scenario: Providing regulated 3.3 V for GPS receivers, touch controllers, and Wi-Fi/BT SoCs in embedded navigation modules. IC Role / Device Role / Timing Role: Keep-alive power source maintaining real-time clock and memory retention during vehicle sleep mode. Use Value: SLEEP pin enables system-level power gating; <10 µA shutdown current meets ISO 16750-2 quiescent current requirements for parked vehicles. |
Use Scenario: Supplying 5.0 V to motor drivers, temperature sensors, and MCU in climate control ECUs operating across –40°C to 105°C. IC Role / Device Role / Timing Role: Automotive-qualified buck regulator with extended temperature range and robust protection against load dump. Use Value: Withstands 40 V surges and operates down to 3.4 VIN (typ), ensuring uninterrupted operation during cold cranking and alternator transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4333GQ-AEC1-Z | 4.5–36 V input, 3 A, synchronous, 2.2 MHz max, no NPOR or SLEEP pin | Lacks dedicated sleep control and power-on reset; requires external reset IC for automotive boot sequencing | Choose when synchronous efficiency >90% is prioritized over integrated reset and ultra-low IQ sleep |
| TPS54332QPWPRQ1 | 3.5–28 V input, 3 A, synchronous, 1 MHz fixed, no PFM mode or external sync | No Low-IQ PFM mode; higher 65 µA quiescent current limits keep-alive duration in stop-start systems | Choose for cost-sensitive designs where fixed-frequency PWM suffices and thermal margin allows larger inductors |
Compared with MPQ4333GQ-AEC1-Z and TPS54332QPWPRQ1, the A8590KLPTR-T-2 uniquely combines AEC-Q100 qualification, sub-50 µA PFM quiescent current, integrated NPOR, and SLEEP-controlled shutdown-making it optimal for automotive infotainment subsystems requiring guaranteed boot integrity and extended park-mode battery life.
Availability
A8590KLPTR-T-2 is available at Aetrix Electronics and suitable for automotive instrument clusters, car audio systems, and HVAC control units requiring stable component supply with AEC-Q100 compliance and long-term lifecycle support.
Supply support for A8590KLPTR-T-2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based semiconductor company specializing in high-performance power ICs, magnetic sensors, and motor driver solutions for automotive and industrial markets.
The A8590 product line was designed specifically for next-generation automotive infotainment and body electronics, emphasizing ultra-low quiescent current, robust transient response, and comprehensive fault protection under harsh vehicle electrical environments.
FAQ
What is the minimum input voltage required for the A8590KLPTR-T-2 to maintain regulation?
The A8590KLPTR-T-2 maintains regulation down to 3.4 VIN (typical) when VIN is decreasing, with UVLO stop threshold specified at 3.2–3.6 V. This enables reliable operation during automotive cold-crank events where battery voltage dips below 6 V. The device continues switching until VIN falls below the UVLO threshold, after which it shuts down cleanly. Full functionality resumes once VIN rises above the UVLO start threshold (3.6–4.0 V).
Does the A8590KLPTR-T-2 support pre-biased startup?
Yes, the A8590KLPTR-T-2 supports pre-biased startup: it will not force VOUT low or cause a reset when powered into a pre-charged output rail. This behavior is confirmed in the Functional Description section and enables safe integration into multi-rail systems where sequencing is managed externally. The NPOR output remains asserted until VOUT stabilizes within regulation, regardless of initial bias condition.
How does the A8590KLPTR-T-2 handle output overvoltage conditions?
The A8590KLPTR-T-2 provides hardware-based VOUT overvoltage protection (OVP) with a PWM-mode threshold of 860–902 mV at FB, corresponding to ~108% of nominal VOUT. When triggered, it immediately disables the high-side MOSFET and pulls COMP and SS low. The OVP has 10 mV hysteresis to prevent chatter. This protection operates independently of the feedback loop and is effective even during startup or fault conditions.
Can the A8590KLPTR-T-2 be synchronized to an external clock?
Yes, the A8590KLPTR-T-2 supports external synchronization: applying a clock signal >1.2× the base fOSC to the PWM/PFM pin forces the PWM frequency to lock to the incoming clock rate (up to 2.9 MHz). The sync input requires 200 ns minimum pulse width, 10–15 ns rise/fall times, and ≤80% duty cycle. This feature eliminates switching frequency beat notes in sensitive audio and RF subsystems.
What thermal derating applies to the A8590KLPTR-T-2 at 125°C ambient?
At 125°C ambient, the A8590KLPTR-T-2's output current must be significantly derated due to thermal limits. With RθJA = 34°C/W on a JEDEC 4-layer board and TJ(max) = 150°C, the allowable temperature rise is only 25°C - limiting continuous output current to ~1.2 A at 12 VIN/5 VOUT. For full 3.0 A operation, ambient must remain ≤85°C or PCB thermal design must improve heat spreading via additional copper area and vias to internal planes.
A8590KLPTR-T-2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4V
- Voltage - Input (Max):
- 35V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 10V
- Current - Output:
- 3A
- Frequency - Switching:
- 2.4MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-eTSSOP-EP
A8590KLPTR-T-2 FAQ
1.How can I place an order for A8590KLPTR-T-2 through Aetrix?
Please submit a Request for Quotation (RFQ) for A8590KLPTR-T-2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A8590KLPTR-T-2 reliable?
The price and inventory of A8590KLPTR-T-2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A8590KLPTR-T-2 is usually 5 days.
3.What payment methods are accepted for A8590KLPTR-T-2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A8590KLPTR-T-2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A8590KLPTR-T-2?
A8590KLPTR-T-2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A8590KLPTR-T-2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A8590KLPTR-T-2?
For technical support, including A8590KLPTR-T-2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A8590KLPTR-T-2 requirements.
6.How does Aetrix verify that A8590KLPTR-T-2 is sourced from the original manufacturer or authorized distributors?
All A8590KLPTR-T-2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A8590KLPTR-T-2 meets industry standards.
7.What is the process for return or replacement of A8590KLPTR-T-2?
All A8590KLPTR-T-2 units undergo pre-shipment inspection (PSI). If there is an issue with A8590KLPTR-T-2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A8590KLPTR-T-2 part is unused and in its original packaging.
Return procedure for A8590KLPTR-T-2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A8590KLPTR-T-2 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

