Allegro MicroSystems A8698ELJ-T
- Part No.:
- A8698ELJ-T
- Manufacturer:
- Allegro MicroSystems
- Package:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Datasheet:
-
A8698ELJ-T.pdf
- Description:
- IC REG BUCK ADJ 3A 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,738
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A8698ELJ-T from Allegro MicroSystems is a wide-input, constant off-time current-mode synchronous buck regulator with integrated 180 mΩ DMOS switch, supporting 8–25 V input and delivering up to 3.3 V / 3 A output. It features adjustable 0.8 V feedback reference, external off-time programming via TSET pin, and logic-level enable (ENB) for low-quiescent-current shutdown. Used in 12 V-to-3.3 V point-of-load conversion for POS terminals and portable consumer electronics.
For engineers reviewing the A8698ELJ-T datasheet, A8698ELJ-T pinout, A8698ELJ-T application, or A8698ELJ-T equivalent, key selection criteria include input voltage range (8–25 V), output current capability (3 A continuous), thermal performance of the SOIC-8 LJ package with exposed pad, and compatibility with standard Schottky catch diodes and external RC compensation networks.
Technical Context
The A8698ELJ-T employs fixed off-time current-mode control with internal blanking (200 ns) to suppress diode reverse-recovery transients. Its switching frequency varies inversely with input-output voltage ratio and RTSET value-e.g., ~250 kHz at VIN = 12 V, VOUT = 3.3 V, RTSET = 30.1 kΩ-and supports both continuous and discontinuous conduction modes.
VBIAS is internally connected to VOUT during normal operation when VOUT is 3.3–5 V, reducing bias current draw from VIN and improving efficiency; below 3.3 V, it operates from VIN with higher quiescent current. Soft-start (10 ms nominal) and cycle-skipping light-load regulation ensure stable startup and low-noise light-load performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 8–25 V - Supports automotive battery (12 V nominal) and industrial 24 V rails without pre-regulation. |
| Output Current | 3 A continuous - Sustained delivery under full load at TA ≤ 85°C with proper PCB thermal design. |
| Feedback Reference | 0.8 V ±2% - Enables precise output setting from 0.8 V to 20 V using external resistor divider. |
| Switch RDS(on) | 180 mΩ typical - Limits conduction loss; enables high-efficiency operation at 3 A with <0.5 W switch dissipation. |
| Quiescent Current | 1.0 mA (VENB = LOW, VBIAS = 3.2 V) - Minimizes standby power in always-on systems. |
| UVLO Threshold | 6.9 V ±0.3 V - Prevents erratic startup or dropout during brownout conditions on 8–25 V inputs. |
| Thermal Shutdown | 165°C - Protects against sustained overload or inadequate heatsinking; 15°C hysteresis ensures clean recovery. |
Pinout & Package
Package: 8-Lead SOIC with exposed thermal pad (JEDEC MS-012 AA, suffix LJ); 6.20 × 5.80 mm body, 1.75 mm height, 1.27 mm lead pitch. Exposed pad must be soldered to PCB copper for thermal performance (RθJA = 35°C/W on 4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 – BOOT | Gate drive bootstrap node | Charges high-side gate driver capacitor; requires 0.01 μF ceramic capacitor to LX. |
| 2 – ENB | Enable/disable logic input | Active-high; <1.0 V disables regulator and reduces IQ to 100 μA; open-circuit = disable. |
| 3 – TSET | Off-time programming terminal | Resistor to GND sets fixed off-time (e.g., 30.1 kΩ → ~2.67 μs); determines switching frequency. |
| 4 – GND | Power and signal ground reference | Common return for FB, ENB, TSET, and thermal pad; must connect to low-impedance ground plane. |
| 5 – FB | Output voltage feedback input | Compares divided VOUT against 0.8 V reference; high-impedance (±100 nA bias) for noise immunity. |
| 6 – VBIAS | Bias supply input | Connected to VOUT for >3.3 V outputs to reduce VIN current draw; optional external supply allowed. |
| 7 – LX | Switching node | Connects to inductor and Schottky cathode; high dv/dt node requiring tight layout and ground shielding. |
| 8 – VIN | Main power input | Accepts 8–25 V; requires local 22 μF ceramic + bulk electrolytic (e.g., 82 μF/35 V) for stability. |
| Pad | Exposed thermal pad | Primary thermal path; must be soldered to ≥2 cm² internal/external copper pour with ≥4 thermal vias. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 180 mΩ DMOS switch | Eliminates need for external high-side MOSFET and driver, reducing BOM count and layout area by ~30%. |
| Adjustable fixed off-time control | Enables predictable frequency scaling across input/output ratios without loop compensation redesign. |
| Internal soft-start (10 ms) | Prevents inrush current surges into output capacitors, avoiding input rail collapse during cold start. |
| Cycle-skipping light-load mode | Maintains ±0.4% output regulation down to 10 mA load without external circuitry or efficiency penalty. |
| VBIAS auto-switching architecture | Improves full-load efficiency by ~2–3% at 12 V input by sourcing bias from VOUT instead of VIN. |
Applications
| Point-of-Sale (POS) Terminals | Automotive Accessory Adapters |
|---|---|
Use Scenario: 12 V vehicle power converted to stable 3.3 V for microcontroller, display, and USB peripherals in retail payment devices. IC Role / Device Role / Timing Role: Primary DC-DC step-down regulator providing regulated 3.3 V/3 A rail with UVLO protection against engine cranking dips. Use Value: Wide 8–25 V input handles cold-crank (6.6 V min) and load-dump (up to 25 V) transients without external protection. | Use Scenario: 12 V lighter socket powering portable DVD players, dashcams, or Wi-Fi hotspots requiring clean 3.3 V logic supply. IC Role / Device Role / Timing Role: High-efficiency buck converter operating in discontinuous mode at light loads to extend battery runtime. Use Value: Cycle-skipping mode maintains >85% efficiency at 100 mA load, doubling runtime vs. forced-PWM alternatives. |
| Industrial Networking Equipment | Consumer Set-Top Boxes |
Use Scenario: 24 V system rail stepped down to 3.3 V for Ethernet PHYs, FPGA I/O banks, and management controllers in switches/routers. IC Role / Device Role / Timing Role: Primary point-of-load regulator with thermal shutdown (165°C) and overcurrent limiting (3.5 A) for robust field operation. Use Value: Exposed thermal pad and 35°C/W RθJA enable 3 A output without heatsink in compact 4-layer PCB designs. | Use Scenario: AC-DC adapter (12 V output) feeding 3.3 V rail for SoC, memory, and HDMI interface in digital TV receivers. IC Role / Device Role / Timing Role: Secondary regulator with low EMI due to fixed off-time architecture and internal blanking. Use Value: 200 ns blanking time suppresses Schottky diode recovery noise, easing EMI filter design and passing CISPR-32 Class B. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2451DT-LF-Z | Fixed 500 kHz frequency; no TSET pin; 0.8 V ref; 2 A max output; smaller TSOT23-6 package | Limited to 2 A loads; lacks programmable off-time and thermal pad; lower thermal capacity | Choose for space-constrained 2 A designs where fixed frequency simplifies EMI filtering. |
| TPS54302DDCR | Adjustable frequency (200–1800 kHz); 3 A rating; 0.8 V ref; integrated boot diode; SOIC-8 package without exposed pad | No exposed thermal pad; higher RθJA (~60°C/W); requires external boot diode in some configurations | Choose when frequency agility is required or when existing layout uses non-thermal-pad SOIC-8 footprints. |
Compared with MP2451DT-LF-Z and TPS54302DDCR, the A8698ELJ-T offers superior thermal performance via its exposed pad, wider input range (8–25 V vs. 4.5–28 V or 4.5–28 V), and true 3 A continuous capability with integrated DMOS-making it optimal for thermally demanding 12/24 V industrial and automotive point-of-load applications.
Availability
A8698ELJ-T is available at Aetrix Electronics and suitable for point-of-sale terminals, automotive accessory adapters, industrial networking equipment, and consumer set-top boxes requiring stable component supply across extended temperature and input voltage ranges.
Supply support for A8698ELJ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer and manufacturer of high-performance power ICs and magnetic sensors, headquartered in Worcester, Massachusetts.
The A8698 belongs to Allegro's wide-input buck regulator product line, engineered for rugged 8–25 V applications in automotive, industrial, and consumer systems where reliability under voltage transients and thermal stress is critical.
FAQ
What is the maximum continuous output current of the A8698ELJ-T?
The A8698ELJ-T delivers 3 A continuous output current under typical conditions (TA ≤ 85°C, 4-layer PCB with thermal pad soldered). Actual current capability depends on ambient temperature, input voltage, output voltage, and PCB thermal design. At VIN = 12 V, VOUT = 3.3 V, the device sustains 3 A with junction temperature below 150°C when RθJA ≤ 35°C/W is achieved. The internal current limit is 3.5 A minimum, but thermal limits govern practical continuous rating.
Does the A8698ELJ-T require an external Schottky diode?
Yes, the A8698ELJ-T requires an external Schottky catch diode (e.g., Diodes Inc. B340) connected between LX and VOUT. It is not a synchronous buck regulator-the internal DMOS switch is high-side only. The diode must handle ≥1.2× peak load current (≥3.6 A) and withstand VIN(max) = 25 V; forward voltage and reverse recovery characteristics directly impact efficiency and EMI.
How is the switching frequency set on the A8698ELJ-T?
The A8698ELJ-T uses constant off-time control, so switching frequency varies with input/output voltage and RTSET value. Frequency is calculated as fSW = 1 / (tON + tOFF), where tOFF is set by RTSET (e.g., 30.1 kΩ yields ~2.67 μs off-time at VBIAS = 3.3 V) and tON depends on VIN, VOUT, inductance, and losses. At VIN = 12 V, VOUT = 3.3 V, and RTSET = 30.1 kΩ, nominal fSW is ~250 kHz.
Can the A8698ELJ-T operate with VOUT below 3.3 V?
Yes, the A8698ELJ-T supports output voltages from 0.8 V to 20 V using the FB resistor divider. However, when VOUT < 3.3 V, VBIAS cannot be tied to VOUT per datasheet guidance-it must be left unconnected or supplied externally, resulting in higher VIN quiescent current (4.1 mA typical vs. 1.0 mA when VBIAS = VOUT). Output regulation remains accurate down to 0.8 V.
What thermal design practices are recommended for the A8698ELJ-T?
For reliable 3 A operation, the A8698ELJ-T's exposed thermal pad must be soldered to ≥2 cm² of inner/outer layer copper with ≥4 thermal vias (0.3 mm diameter, filled or capped). Use a 6×6 mm stencil aperture for the pad. Keep high-current paths (VIN, LX, GND, VOUT) short and wide; place input capacitors within 5 mm of VIN/GND pins. On a 4-layer board, RθJA ≈ 35°C/W; without proper pad connection, junction temperature may exceed 150°C at full load.
A8698ELJ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 8V
- Voltage - Input (Max):
- 25V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 20V
- Current - Output:
- 3A
- Frequency - Switching:
- -
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC-EP
A8698ELJ-T FAQ
1.How can I place an order for A8698ELJ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A8698ELJ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A8698ELJ-T reliable?
The price and inventory of A8698ELJ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A8698ELJ-T is usually 5 days.
3.What payment methods are accepted for A8698ELJ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A8698ELJ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A8698ELJ-T?
A8698ELJ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A8698ELJ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A8698ELJ-T?
For technical support, including A8698ELJ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A8698ELJ-T requirements.
6.How does Aetrix verify that A8698ELJ-T is sourced from the original manufacturer or authorized distributors?
All A8698ELJ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A8698ELJ-T meets industry standards.
7.What is the process for return or replacement of A8698ELJ-T?
All A8698ELJ-T units undergo pre-shipment inspection (PSI). If there is an issue with A8698ELJ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A8698ELJ-T part is unused and in its original packaging.
Return procedure for A8698ELJ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A8698ELJ-T Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

