My Inquiry
My Account
Allegro MicroSystems A89307KETSR-J
- Part No.:
- A89307KETSR-J
- Manufacturer:
- Allegro MicroSystems
- Category:
- Motor Drivers, Controllers
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
A89307KETSR-J.pdf
- Description:
- SENSORLESS 3 PHASE GATE DRIVER W
- Quantity:
- Payment:
- Shipping:
Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A89307KETSR-J from Allegro MicroSystems is a 3-phase, sensorless, field-oriented control (FOC) BLDC motor gate driver IC operating from 5.5 V to 50 V. It integrates full FOC algorithm, programmable current limit, closed-loop speed control, and I²C-configurable startup profiles. Designed for automotive radiator and battery cooling fans, it delivers ultra-quiet low-speed operation with non-reverse fast startup.
For engineers reviewing the A89307KETSR-J datasheet, A89307KETSR-J pinout, A89307KETSR-J application, or A89307KETSR-J equivalent, key selection criteria include its 28-pin QFN-ET package with wettable flanks, analog/PWM/CLOCK speed interface, integrated 2.8 V regulator, and AEC-Q100 qualification for automotive thermal management systems.
Technical Context
The A89307KETSR-J implements a fully integrated, code-free FOC engine with real-time torque and flux vector estimation, enabling high-efficiency commutation without position sensors. Its proprietary Non-Reverse Startup state machine detects windmill direction and applies braking before alignment, eliminating reverse vibration during power-up.
It supports three configurable speed control modes - analog, PWM, and CLOCK - each with programmable closed-loop accuracy (±5% in PWM/analog mode, ±0.1 rpm in CLOCK mode). Motor current sensing uses differential inputs (SENN/SENP) with 14.5× gain and 0–1 V output range, requiring ≤65 mV shunt voltage drop for linear operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 5.5 V to 50 V - supports wide-input automotive battery systems including 12 V, 24 V, and 48 V architectures. |
| Operating Temperature | –40 °C to +125 °C - qualified per AEC-Q100 Grade 1 for under-hood automotive applications. |
| Speed Control Accuracy | ±0.1 rpm in CLOCK mode - enables precise RPM regulation for fan speed compliance with HVAC acoustic targets. |
| Gate Drive Strength | 4 levels (up to 63.5 mA source / 123.3 mA sink) - allows optimization of external MOSFET switching loss vs. EMI in high-power motor drives. |
| I²C Interface | 7–100 kHz clock rate - supports configuration of rated voltage/current/speed, startup profiles, and diagnostics without firmware development. |
| Thermal Resistance | RθJA = 40 °C/W - achieved via 5 mm × 5 mm QFN-ET package with exposed thermal pad, enabling >3 W continuous dissipation on 2-layer PCB. |
| Motor Protection | VDS-based OCP with programmable blank/filter time, lock detection, thermal shutdown (175 °C), and UVLO (4.75 V) - ensures robust fault handling in harsh environments. |
Pinout & Package
Package: 28-contact, 5 mm × 5 mm × 0.90 mm QFN with exposed thermal pad (ET), lead-free, matte-tin plated, wettable flank - optimized for automated optical inspection (AOI) and thermal reliability in automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GHA, GHB, GHC | High-side gate drive outputs | Drive external N-channel high-side MOSFETs; referenced to VCP (6.7–7.5 V regulated charge pump). |
| GLA, GLB, GLC | Low-side gate drive outputs | Drive external N-channel low-side MOSFETs; referenced to LSS (low-side source node) for accurate current sensing. |
| SA, SB, SC | Motor phase outputs | Connect directly to motor windings; support up to 50 V bus and high peak currents with dead time (400 ns typical). |
| SENN, SENP | Differential current sense inputs | Interface to single shunt resistor (e.g., 15 mΩ @ 4 A); 14.5× gain amplifier enables 0–1 V output for FOC and OCP. |
| SPD | Speed demand input / I²C SCL | Accepts analog voltage (0.05–2.5 V), PWM (80 Hz–100 kHz), or CLOCK (1–2000 Hz); dual-function pin shared with I²C clock. |
| FG | Open-drain speed feedback output / I²C SDA | Provides motor RPM pulses (default high); reassignable to SDA via I²C command 0x00A0 when FG function disabled. |
| DIR, BRAKE | Direction and active-high brake control | DIR toggles phase sequence (A→B→C vs. A→C→B); BRAKE forces all low-sides on for dynamic braking (configurable threshold). |
| VREG | 2.8 V internal regulator output | Supplies internal logic and analog circuits; can source ≤10 mA for external biasing (0.22 µF ceramic capacitor required). |
| VBB, VCP, CP1, CP2 | Main supply and charge pump circuitry | VBB powers logic/gate drivers (5.5–50 V); VCP (6.4–7.5 V) generated by internal charge pump using CP1/CP2 220 nF caps. |
| FAULT | Open-drain fault indicator | Encodes fault priority (OCP, OTP, lock detect, etc.) via pulse-width modulated pattern; default high when no fault. |
Key Features
| Feature | Design Value |
|---|---|
| Code-free sensorless FOC | Eliminates need for rotor position sensors or embedded firmware development while maintaining <±5% speed accuracy and minimal acoustic noise. |
| Proprietary Non-Reverse Startup | Guarantees unidirectional rotation at power-on by detecting windmill direction and applying controlled braking before alignment. |
| Soft-On Soft-Off (SOSO) | Gradually ramps motor current during start/stop transitions to reduce mechanical stress and audible "clunk" in fan applications. |
| Configurable current limit | Programmable DC current limit (ILIM) and power limit (PLIM = VPOW × ILIM) enable adaptive protection across varying load and supply conditions. |
| Wettable flank QFN-ET package | Enables reliable automated optical inspection (AOI) of solder joints and improves thermal performance via exposed thermal pad and side-wettable leads. |
| AEC-Q100 Grade 1 qualification | Validated for automotive use from –40 °C to +125 °C ambient, supporting deployment in engine bay and HVAC modules without derating. |
Applications
| Battery Cooling Fan | Radiator Fan |
|---|---|
|
Use Scenario: Active thermal management in EV/HEV battery packs, where precise RPM control minimizes acoustic noise and maximizes heat transfer efficiency. IC Role / Device Role / Timing Role: Sensorless FOC gate driver providing closed-loop speed regulation, current-limited startup, and fault-safe shutdown. Use Value: Enables fan speeds down to 500 RPM with <35 dB(A) acoustic output, meeting OEM cabin noise specifications without Hall sensors or complex tuning. |
Use Scenario: Engine coolant circulation in ICE and hybrid vehicles, requiring robust startup under windmill and reverse-windmill conditions. IC Role / Device Role / Timing Role: Automotive-grade BLDC controller executing rotor alignment, open-loop ramp-up, and seamless transition to FOC. Use Value: Achieves 100% successful startup across temperature (-40 °C to +125 °C) and voltage (6 V to 50 V) ranges, eliminating fan stall failures. |
| Fuel/Oil Pump | Electric Power Steering Assist |
|
Use Scenario: High-reliability fluid pumping in 48 V mild-hybrid architectures, where constant torque delivery maintains fuel pressure across engine transients. IC Role / Device Role / Timing Role: Gate driver with programmable constant torque mode and configurable current limit for overpressure protection. Use Value: Delivers stable 12 A peak phase current with <1% torque ripple, reducing mechanical wear and extending pump service life. |
Use Scenario: Compact, low-noise assist motor control in column-assist EPS systems, where silent operation enhances driver experience. IC Role / Device Role / Timing Role: Low-voltage FOC controller with SOSO and ultra-quiet low-speed operation (<1000 RPM). Use Value: Reduces assist motor acoustic signature by 12 dB versus conventional trapezoidal drives, meeting Tier-1 NVH requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar BLDC gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP6532GQ-Z | Lacks integrated FOC engine; requires external MCU for sensorless commutation; no I²C register map or EEPROM programming. | Suitable for cost-sensitive industrial fans where firmware resources exist; not qualified for automotive AEC-Q100. | Select MP6532GQ-Z only if system already includes capable MCU and AEC-Q100 is not required. |
| STSPIN32F0601TR | Integrates ARM Cortex-M0 MCU + gate driver; supports custom FOC but requires firmware development and validation. | Better for applications needing field-upgradable control algorithms or multi-motor coordination; larger footprint (7 mm × 7 mm). | Choose STSPIN32F0601TR when algorithm flexibility outweighs time-to-market and qualification overhead. |
Compared with MP6532GQ-Z and STSPIN32F0601TR, the A89307KETSR-J provides production-ready, code-free FOC with automotive qualification, eliminating MCU integration risk and reducing BOM count by integrating regulator, charge pump, and diagnostics - accelerating design-in for cooling and pumping systems.
Availability
A89307KETSR-J is available at Aetrix Electronics and suitable for automotive battery cooling fans, radiator fans, and fuel/oil pumps requiring stable component supply, AEC-Q100 compliance, and long-term lifecycle support.
Supply support for A89307KETSR-J includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer and manufacturer of high-performance magnetic sensing and power IC solutions, serving automotive, industrial, and consumer markets since 1989.
The A89307KETSR-J belongs to Allegro's Automotive FOC BLDC Motor Controller product line, engineered specifically for silent, reliable, and qualification-ready thermal management and fluid pumping in demanding vehicle environments.
FAQ
What is the maximum motor bus voltage supported by the A89307KETSR-J?
The A89307KETSR-J supports a maximum VBB supply voltage of 50 V, with absolute maximum rating confirmed at 50 V. It operates continuously across 5.5 V to 48 V, making it compatible with 12 V, 24 V, and 48 V automotive battery systems. Exceeding 50 V risks permanent damage to internal gate drivers and charge pump circuitry.
Does the A89307KETSR-J require an external microcontroller to run FOC?
No, the A89307KETSR-J implements a fully integrated, code-free FOC algorithm. All vector control calculations - including Clarke/Park transforms, PI current loops, and space-vector modulation - are executed internally. No external MCU or firmware is needed, reducing system complexity and validation effort for the A89307KETSR-J.
How does the A89307KETSR-J handle motor startup under windmill conditions?
The A89307KETSR-J uses a dedicated Motor Startup State Machine that first detects forward or reverse windmilling via BEMF comparators. For reverse rotation, it applies controlled braking until current decays, then executes rotor alignment before transitioning to open-loop startup and FOC. This ensures reliable, non-reversing startup - a core feature of the A89307KETSR-J.
Can the FG pin be used simultaneously for speed feedback and I²C communication on the A89307KETSR-J?
No - the FG pin serves dual roles but cannot perform both functions concurrently. By default, FG outputs RPM pulses. To use I²C, the first command must be sent within 9.8 ms of power-up or standby exit while FG is high. After initialization, FG becomes dedicated SDA. Alternatively, FG functionality can be reassigned to the FAULT pin via I²C command 0x00A0, preserving both features for the A89307KETSR-J.
What package-specific assembly considerations apply to the A89307KETSR-J?
The A89307KETSR-J uses a 28-contact QFN-ET package with wettable flanks and an exposed thermal pad. For reliable reflow, stencil aperture for the thermal pad must match Allegro's recommended 80% fill pattern; solder paste volume must ensure void-free thermal interface. Wettable flanks enable AOI verification of side-lead solder joints - critical for automotive process control of the A89307KETSR-J.
A89307KETSR-J Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- Multiphase
- Motor Type - AC, DC:
- Brushless DC (BLDC)
- Function:
- Controller - Speed
- Output Configuration:
- Half Bridge (3)
- Interface:
- I2C
- Technology:
- NMOS
- Step Resolution:
- -
- Applications:
- Fan Controller
- Current - Output:
- -
- Voltage - Supply:
- 5.5V ~ 50V
- Voltage - Load:
- 50V
- Operating Temperature:
- 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 28-QFN (5x5)
A89307KETSR-J FAQ
1.How can I place an order for A89307KETSR-J through Aetrix?
Please submit a Request for Quotation (RFQ) for A89307KETSR-J on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A89307KETSR-J reliable?
The price and inventory of A89307KETSR-J are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A89307KETSR-J is usually 5 days.
3.What payment methods are accepted for A89307KETSR-J?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A89307KETSR-J transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A89307KETSR-J?
A89307KETSR-J orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A89307KETSR-J order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A89307KETSR-J?
For technical support, including A89307KETSR-J datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A89307KETSR-J requirements.
6.How does Aetrix verify that A89307KETSR-J is sourced from the original manufacturer or authorized distributors?
All A89307KETSR-J products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A89307KETSR-J meets industry standards.
7.What is the process for return or replacement of A89307KETSR-J?
All A89307KETSR-J units undergo pre-shipment inspection (PSI). If there is an issue with A89307KETSR-J, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A89307KETSR-J part is unused and in its original packaging.
Return procedure for A89307KETSR-J:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A89307KETSR-J Tags
-
DRV2603RUNR
Texas Instruments
-
DRV8837CDSGR
Texas Instruments
-
DRV8837DSGR
Texas Instruments
-
DRV8838DSGR
Texas Instruments
-
DRV8839DSSR
Texas Instruments
-
EMC2301-1-ACZL-TR
Microchip Technology
-
DRV8231ADSGR
Texas Instruments
-
EMC2302-2-AIZL-TR
Microchip Technology
-
DRV8800PWPR
Texas Instruments
-
DRV8835DSSR
Texas Instruments
-
EMC2303-1-KP-TR
Microchip Technology
-
DRV8876PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
