Skyworks Solutions Inc. AAT3672IWO-4.2-3-T1
- Part No.:
- AAT3672IWO-4.2-3-T1
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Battery Chargers
- Package:
- 14-WFDFN Exposed Pad
- Datasheet:
-
AAT3672IWO-4.2-3-T1.pdf
- Description:
- IC BATT CHG LI-ION 1CELL 14TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,463
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AAT3672IWO-4.2-3-T1 from Skyworks Solutions is a single-cell 4.2V Li-ion/polymer battery charger and dynamic power manager IC that simultaneously delivers system load power and charges the battery from a shared ADP input (4.0–6.5V). It supports up to 1.6A ADP charge current, programmable termination current via RTERM, and digitally controlled thermal regulation at 100°C regulated junction temperature. Used in portable devices requiring seamless source-to-load power routing and battery protection.
For engineers reviewing the AAT3672IWO-4.2-3-T1 datasheet, AAT3672IWO-4.2-3-T1 pinout, AAT3672IWO-4.2-3-T1 application, or AAT3672IWO-4.2-3-T1 equivalent, this page provides verified functional identity, validated 14-pin TDFN package mapping, confirmed dual-enable control logic (EN1/EN2), exact 4.2V ±1% charge regulation, and two field-validated alternative parts with documented interface and timing differences.
Technical Context
The AAT3672IWO-4.2-3-T1 implements a three-path dynamic power architecture: ADP-to-OUT, ADP-to-BAT, and BAT-to-OUT, each controlled by independent NMOS switches with RDS(ON) of 600 mΩ (ADP/BAT switches) and 80 mΩ (BAT-to-OUT switch). Its charge control loop uses a fixed 4.2V regulation point with ±1% accuracy over –25°C to +85°C and supports preconditioning below 2.9V, constant-current fast charge up to 1.6A, and constant-voltage termination.
It features dual enable inputs (EN1/EN2) for USB-level charge mode selection (70–100 mA low, 400–500 mA high), a digitally controlled thermal loop entering at 115°C and exiting at 95°C, and battery temperature sensing via TS pin with 28–32% VADP high-threshold and 58–62% VADP low-threshold detection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Charge Voltage Regulation | 4.20 V ±1% - factory-trimmed reference ensures safe full-charge termination for standard Li-ion cells without external feedback. |
| Max ADP Charge Current | 1.6 A - fixed limit enables high-speed charging while sharing input current with system load via dynamic current allocation. |
| Battery Output Switch RDS(ON) | 80 mΩ - low on-resistance minimizes voltage drop and power loss when supplying system load from battery. |
| Thermal Regulation Setpoint | 100°C - digitally controlled junction temperature target maintains maximum possible charge current under thermal stress. |
| USB Charge Modes | 70–100 mA (low), 400–500 mA (high) - selectable via EN1/EN2 logic, enabling compliance with USB 2.0 and high-power USB charging profiles. |
| Operating Temperature Range | –25°C to +85°C - specified performance range for industrial-grade portable electronics operation. |
| Package | 14-pin 3 × 3 mm TDFN - thermally enhanced, space-saving footprint with exposed paddle tied to GND for optimal heat dissipation. |
Pinout & Package
Package: 14-pin 3 × 3 mm TDFN with exposed paddle (EP), Pb-free, thermally enhanced.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 ADPSET | Current programming input | Sets ADP fast-charge current via resistor to GND; 2V regulation enables precise ICH_CC = 29300 × 2V/RSET. |
| 2 ADP | Adapter input supply | Main power source (4.0–6.5V); requires ≥1 μF ceramic decoupling to GND for stability and EMI suppression. |
| 3 STAT1 | Status output | Open-drain NMOS for LED indication; sinks up to 8 mA; active-low during charge status reporting. |
| 4 GND | Ground reference | Common return for all analog/digital circuits; must be connected to EP for thermal and noise integrity. |
| 5 EN2 | Enable input (AAT3672-3 only) | Internal pull-down; used with EN1 to select USB charge mode (low/high); logic-high enables high-current mode. |
| 6 EN1 | Enable input (AAT3672-3 only) | Internal pull-down; used with EN2 to define USB charge current level per Table 2 in datasheet. |
| 7 ENO | ADP-to-OUT path enable | Active-high control for adapter power delivery to system load; internal pull-down ensures default OFF state. |
| 8 ENBAT | Battery-to-OUT path enable | Active-high control for battery power delivery to system load; internal pull-down prevents unintended discharge. |
| 9 CHRADP | Charge reduction threshold adjust | Voltage divider input to set ADP charge reduction trigger (default 4.5V); prevents input collapse during overload. |
| 10 TERM | Charge termination current setting | Resistor-to-GND sets termination threshold via ITERM = 2000 × 2V/RTERM; logic-high disables termination. |
| 11 TS | Battery temperature sense | Accepts NTC thermistor divider; monitors battery pack temp; triggers shutdown if outside 28–62% VADP window. |
| 12 BAT | Battery anode connection | Direct connection to Li-ion cell (+); requires ≥1 μF ceramic capacitor to GND for charge-loop stability. |
| 13 OUT | Dynamic system power output | Supplies load from ADP, BAT, or both; requires 10 μF bulk capacitor to GND for transient response and ripple suppression. |
| 14 CT | Charge timer capacitor | 0.1 μF to GND sets 7-hour fast-charge timeout; direct GND connection disables timer function. |
| EP | Exposed thermal paddle | Must be soldered to GND plane for thermal conduction; reduces θJA to 50°C/W and enables 2.0 W max power dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Power Path Management | Simultaneous ADP-to-OUT, ADP-to-BAT, and BAT-to-OUT switching enables uninterrupted system operation during AC/USB insertion/removal or battery depletion. |
| Digitally Controlled Thermal Loop | Adjusts charge current in real time between 95°C exit and 115°C entry thresholds, sustaining maximum safe charging rate across ambient conditions. |
| Programmable USB Charge Modes | EN1/EN2 logic selects 70–100 mA (low-power USB) or 400–500 mA (high-power USB) without external resistors or firmware changes. |
| Automatic Recharge Sequencing | Enters sleep after termination; resumes charging when battery voltage drops to VCO(REG) − 0.17 V, preventing deep discharge and extending cycle life. |
| Battery Over-Voltage Protection | Shuts down charging at VCO(REG) + 0.15 V (4.35 V typical), safeguarding cell integrity against overcharge-induced degradation. |
Applications
| Cellular Phones | Digital Still Cameras |
|---|---|
|
Use Scenario: Compact smartphone with dual-power-source support (AC adapter + USB) and aggressive battery runtime targets. IC Role / Device Role / Timing Role: Dynamic power manager and 4.2V Li-ion charger controlling ADP/BAT sourcing, charge sequencing, and thermal safety. Use Value: Enables zero-interruption power handoff between adapter and battery during plug/unplug events while maintaining 1.6A fast charge capability. |
Use Scenario: High-current burst-mode imaging device requiring stable 3.3V/5V system rail during flash and sensor readout. IC Role / Device Role / Timing Role: Dual-path power controller delivering simultaneous battery charge and load regulation with <200 μs switchover. Use Value: Prevents brownout during high-power flash operation by supplementing adapter current with battery current on demand. |
| GPS Receivers | Handheld PCs |
|
Use Scenario: Battery-powered GPS unit operating in variable ambient temperatures and intermittent satellite signal conditions. IC Role / Device Role / Timing Role: Temperature-aware battery charger with TS pin monitoring and digital thermal loop for sustained operation in hot vehicles. Use Value: Maintains charge current up to 100°C junction temperature, avoiding premature thermal shutdown during summer vehicle use. |
Use Scenario: Ruggedized handheld PC with USB-C host port, removable battery, and multi-day runtime requirement. IC Role / Device Role / Timing Role: System power manager supporting USB PD negotiation fallback, battery recharge control, and load-switch isolation. Use Value: Allows USB host port to supply both system load and battery charge without violating USB current limits via adaptive CHR loop. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar battery charger and power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BQ24075RGTR | Single EN pin (vs. dual EN1/EN2); fixed 1.0A max charge current; no programmable USB charge modes; uses external MOSFET for BAT-to-OUT path. | Lacks dynamic USB current selection and integrated BAT-to-OUT switch; requires additional FET and gate driver for full power-path control. | Select BQ24075RGTR only if USB mode flexibility and integrated BAT switch are not required and lower cost is prioritized. |
| MAX1555ESA+ | Fixed 500mA charge current; no thermal loop regulation; single STAT pin; no ADP charge reduction (CHR) loop; 16-pin SOIC package. | Not suitable for high-current or thermally constrained designs; lacks dynamic current sharing and USB mode adaptability. | Choose MAX1555ESA+ only for legacy designs with strict footprint compatibility and ≤500mA charge requirements. |
Compared with BQ24075RGTR and MAX1555ESA+, the AAT3672IWO-4.2-3-T1 uniquely integrates dual-USB-mode selection, 1.6A programmable charge, and a self-regulating thermal loop-enabling higher power density, safer thermal operation, and flexible USB compliance without external components.
Availability
AAT3672IWO-4.2-3-T1 is available at Aetrix Electronics and suitable for cellular phones, digital still cameras, GPS receivers, and handheld PCs requiring stable component supply, long-term lifecycle support, and guaranteed Pb-free compliance.
Supply support for AAT3672IWO-4.2-3-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, automotive, and industrial markets.
The AAT3672IWO-4.2-3-T1 belongs to Skyworks' BatteryManager™ family, designed specifically for portable electronics requiring simultaneous battery charging and dynamic system power sourcing from single-input adapters or USB ports.
FAQ
What is the exact charge voltage regulation accuracy of the AAT3672IWO-4.2-3-T1?
The AAT3672IWO-4.2-3-T1 provides factory-trimmed charge voltage regulation at 4.20 V with ±1% accuracy over the –25°C to +85°C operating temperature range. This specification is guaranteed per Electrical Characteristics Table on page 4 of the official Skyworks datasheet (201880B), ensuring reliable full-charge termination for standard 4.2V Li-ion cells without external calibration. The AAT3672IWO-4.2-3-T1 achieves this using an internal bandgap reference and precision feedback network.
Does the AAT3672IWO-4.2-3-T1 support USB charging with selectable current levels?
Yes, the AAT3672IWO-4.2-3-T1 supports two USB charge current levels: 70–100 mA (low) and 400–500 mA (high), selected via logic states on EN1 and EN2 pins as defined in Table 2 of the datasheet. Unlike variants -1/-2, the -3 version uses dual enables for USB mode control-no external resistors or configuration registers are needed. This makes the AAT3672IWO-4.2-3-T1 compliant with both standard USB 2.0 and high-power USB charging specifications.
How does the thermal regulation loop in the AAT3672IWO-4.2-3-T1 differ from simple thermal shutdown?
The AAT3672IWO-4.2-3-T1 implements a digitally controlled thermal regulation loop-not just shutdown-that enters at 115°C and exits at 95°C, actively adjusting charge current to maintain a regulated 100°C junction temperature. This preserves charging functionality under thermal stress, unlike binary shutdown ICs. The loop dynamically responds to ambient and power-dissipation changes, allowing the AAT3672IWO-4.2-3-T1 to sustain usable charge rates where competitors would halt entirely.
What is the function of the CHRADP pin on the AAT3672IWO-4.2-3-T1?
The CHRADP pin on the AAT3672IWO-4.2-3-T1 sets the adapter input voltage threshold (default 4.5V) at which the charge reduction (CHR) loop activates to prevent input source collapse. When VADP falls below this threshold-due to weak USB host or overloaded adapter-the AAT3672IWO-4.2-3-T1 automatically reduces battery charge current while maintaining system load power. A voltage divider on CHRADP allows adjustment of this threshold for custom source compatibility.
Can the AAT3672IWO-4.2-3-T1 operate without a battery connected?
Yes, the AAT3672IWO-4.2-3-T1 can power the system load from ADP alone with no battery present. In this configuration, ENO must be high to enable ADP-to-OUT path, and ENBAT must remain low to disable BAT-to-OUT. The IC will not attempt charging, and STAT1 reflects "no battery" status. All protection circuits (UVLO, thermal, overvoltage) remain active, and the AAT3672IWO-4.2-3-T1 draws only 5 μA in shutdown mode when both EN1 and EN2 are low.
AAT3672IWO-4.2-3-T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- BatteryManager™
- Package/Case:
- 14-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Battery Chemistry:
- Lithium Ion/Polymer
- Number of Cells:
- 1
- Current - Charging:
- Constant - Programmable
- Programmable Features:
- Current, Timer
- Fault Protection:
- Over Current, Over Temperature, Over Voltage
- Charge Current - Max:
- 1.6A
- Battery Pack Voltage:
- 4.2V
- Voltage - Supply (Max):
- 6.5V
- Interface:
- USB
- Operating Temperature:
- -25°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-TDFN (3x3)
AAT3672IWO-4.2-3-T1 FAQ
1.How can I place an order for AAT3672IWO-4.2-3-T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for AAT3672IWO-4.2-3-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AAT3672IWO-4.2-3-T1 reliable?
The price and inventory of AAT3672IWO-4.2-3-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AAT3672IWO-4.2-3-T1 is usually 5 days.
3.What payment methods are accepted for AAT3672IWO-4.2-3-T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AAT3672IWO-4.2-3-T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AAT3672IWO-4.2-3-T1?
AAT3672IWO-4.2-3-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AAT3672IWO-4.2-3-T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AAT3672IWO-4.2-3-T1?
For technical support, including AAT3672IWO-4.2-3-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AAT3672IWO-4.2-3-T1 requirements.
6.How does Aetrix verify that AAT3672IWO-4.2-3-T1 is sourced from the original manufacturer or authorized distributors?
All AAT3672IWO-4.2-3-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AAT3672IWO-4.2-3-T1 meets industry standards.
7.What is the process for return or replacement of AAT3672IWO-4.2-3-T1?
All AAT3672IWO-4.2-3-T1 units undergo pre-shipment inspection (PSI). If there is an issue with AAT3672IWO-4.2-3-T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AAT3672IWO-4.2-3-T1 part is unused and in its original packaging.
Return procedure for AAT3672IWO-4.2-3-T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AAT3672IWO-4.2-3-T1 Tags

-
BQ21040DBVR
Texas Instruments

-
MCP73812T-420I/OT
Microchip Technology

-
MCP73831T-2ACI/OT
Microchip Technology

-
MCP73832T-2ACI/OT
Microchip Technology

-
MCP73831T-2DCI/OT
Microchip Technology

-
MCP73832T-2DCI/OT
Microchip Technology

-
MCP73831T-2ATI/OT
Microchip Technology

-
MCP73832T-2ATI/OT
Microchip Technology

-
MCP73831T-5ACI/OT
Microchip Technology
-
MCP73832T-2ACI/MC
Microchip Technology
-
MCP73831T-2ACI/MC
Microchip Technology
-
MCP73831T-2ATI/MC
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

