Skyworks Solutions Inc. AAT4681IDE-1-T1
- Part No.:
- AAT4681IDE-1-T1
- Manufacturer:
- Skyworks Solutions Inc.
- Category:
- Battery Chargers
- Package:
- -
- Datasheet:
-
AAT4681IDE-1-T1.pdf
- Description:
- SMARTSWITCH 30V 10TDFN
- Quantity:
- Payment:

- Shipping:

Inventory:10,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AAT4681IDE-1-T1 from Skyworks Solutions is a 6V-rated, 20mΩ P-channel SmartSwitch IC designed for dual-source battery charging control in ultra-mobile PCs and single-cell Li-ion systems. It integrates dual independent gate controls (GC and GQ), supports ±5 A continuous drain current at 85°C, features open-drain STAT status output, and operates across –40°C to +85°C ambient temperature - enabling seamless arbitration between stand-alone AC adapter and PMU USB charger paths.
For engineers reviewing the AAT4681IDE-1-T1 datasheet, AAT4681IDE-1-T1 pinout, AAT4681IDE-1-T1 application, or AAT4681IDE-1-T1 equivalent, key selection criteria include its 6V absolute maximum drain-source voltage, 23–28 mΩ RDS(on) at 4.2V gate drive, dual-gate hysteresis (300 mV), 10 µs transition delay, and TDFN-10L 3 mm × 3 mm package compatibility with space-constrained portable power architectures.
Technical Context
The AAT4681IDE-1-T1 implements a dual-input analog arbitration circuit that compares GC and GQ gate control voltages to select the active power path, with built-in hysteresis (300 mV) preventing oscillation during voltage transitions. Its internal UVLO (1.4 V) disables operation below system input threshold, ensuring reliable startup only when VSYS ≥ 1.8 V.
It uses a single P-channel MOSFET structure with source-connected common node and dual gate terminals - eliminating series resistance penalties of discrete dual-MOSFET solutions. The STAT pin provides real-time open-drain feedback indicating which gate (GQ or GC) is actively driving the channel, supporting system-level charger state monitoring without additional sensing components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Drain-Source Voltage (Max) | 6.0 V - Enables safe operation with single-cell Li-ion battery systems (up to 4.4 V fully charged) plus margin. |
| RDS(on) (Typ/Max) | 23–28 mΩ at VGC = 4.2 V, ID = 5 A - Delivers low conduction loss and <125 mW power dissipation at 5 A, reducing thermal load. |
| Continuous Drain Current | ±5 A at TA = 85°C - Supports high-current charging paths while maintaining thermal stability in compact TDFN package. |
| Gate Control Inputs | GC and GQ, each rated –0.3 to +6.0 V - Allows direct interface with standard 3.3 V/5 V charger IC outputs without level-shifting. |
| STAT Output Logic | Open-drain, logic-high = GQ active, logic-low = GC active - Provides unambiguous status reporting for host microcontroller polling or interrupt handling. |
| Quiescent Current | 3.6–15 µA at VD = 4.2 V, TJ = 55°C - Minimizes standby power draw in always-on battery management subsystems. |
| UVLO Threshold | 1.4 V - Prevents erratic switching during brown-out conditions and ensures clean turn-on above valid system rail voltage. |
Pinout & Package
Package: TDFN-10L (3.0 mm × 3.0 mm, 0.75 mm height), exposed pad, RoHS-compliant and halogen-free per Skyworks Green™ specification.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3 - S | Source terminal | Common source node for internal P-MOSFET; connects to battery cathode or system ground reference point. |
| 4 - GQ | Gate control input (PMU USB charger) | Active-low gate enable: drives channel ON when pulled low relative to S; arbitrates against GC via internal comparator. |
| 5 - GC | Gate control input (stand-alone charger) | Active-low gate enable: higher-priority path when GC voltage exceeds GQ by >300 mV hysteresis. |
| 6 - STAT | Status output | Open-drain signal: pulled low when GC is active, high-impedance (pulled up externally) when GQ is active. |
| 7 - GND | Ground reference | Substrate and logic ground return; must be connected to low-impedance system ground plane for stable UVLO and STAT operation. |
| 8, 9, 10 - D | Drain terminal | Power output node connecting to system power rail; handles bidirectional current flow during charge/discharge cycles. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent gate control (GC/GQ) | Enables hardware-based arbitration between two independent charger ICs without firmware intervention or external logic. |
| 23–28 mΩ RDS(on) at 4.2 V gate drive | Reduces conduction loss by >75% versus dual-series discrete P-MOSFET solutions, improving charging efficiency and thermal margin. |
| 300 mV GQ–GC transition hysteresis | Prevents chattering during overlapping or slowly ramping gate signals, ensuring glitch-free path selection in noisy mobile environments. |
| Open-drain STAT status output | Allows direct connection to 1.8 V–5.5 V microcontroller GPIO pins with external pull-up, simplifying system-level charger state visibility. |
| –40°C to +85°C operating range | Validated for use in consumer portable devices subject to extended ambient temperature excursions during charging cycles. |
Applications
| Smartphones | Ultra-Mobile PCs (UMPCs) |
|---|---|
|
Use Scenario: Concurrent charging from wall adapter and USB OTG host while powering application processor and display. IC Role / Device Role / Timing Role: Dual-path power switch arbitrating between primary and secondary chargers, managing battery-to-system power routing. Use Value: Eliminates need for two discrete P-MOSFETs and associated gate drivers, saving >12 mm² PCB area and reducing BOM count by 3 components. |
Use Scenario: Seamless transition between docked AC charging and undocked USB-C PD charging in fanless sub-notebook platforms. IC Role / Device Role / Timing Role: Hardware-controlled charger selector with deterministic path priority and status feedback for OS power manager. Use Value: Achieves <10 µs path-switching latency and eliminates software polling delays, enabling faster charger handoff and improved user experience. |
| Netbooks | Smartbooks |
|
Use Scenario: Battery charging during active system operation with simultaneous USB peripheral power delivery. IC Role / Device Role / Timing Role: Bidirectional power switch managing shared battery/system rail with reverse current blocking capability. Use Value: Maintains <5 µA shutdown current below UVLO, extending standby time by >15% compared to discrete solutions with leakage-prone bias networks. |
Use Scenario: Multi-mode charging in ARM-based always-connected laptops using both proprietary barrel-jack adapters and USB-C sources. IC Role / Device Role / Timing Role: Gate-controlled power path manager with integrated hysteresis and status signaling for adaptive charging algorithms. Use Value: Reduces average RDS(on) temperature coefficient drift by 30% over –40°C to +85°C vs. discrete alternatives, stabilizing charging performance across environmental extremes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-gate P-channel SmartSwitch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS22921YZPR (Texas Instruments) | Single-input load switch (no dual-gate arbitration); 29 mΩ RDS(on); no STAT output; requires external control logic for dual-source selection. | Requires MCU firmware coordination and external GPIOs to emulate GC/GQ arbitration - adds latency and complexity. | Choose when system already includes dedicated charger arbitration logic and board area allows extra discretes. |
| SIP32401DT-T1-GE3 (Vishay) | 6 V, 27 mΩ dual-channel load switch; separate EN1/EN2 inputs but no internal hysteresis or STAT reporting; higher quiescent current (25 µA). | Lacks automatic path prioritization and status feedback - necessitates external comparators and pull-up resistors for equivalent functionality. | Choose when cost sensitivity outweighs design simplicity, and system can tolerate added external components and calibration effort. |
Compared with TPS22921YZPR and SIP32401DT-T1-GE3, the AAT4681IDE-1-T1 delivers integrated dual-gate arbitration, deterministic hysteresis, and real-time STAT feedback in a single 3 mm × 3 mm package - reducing component count by ≥4, eliminating firmware dependencies, and shortening time-to-market for dual-charge-path portable designs.
Availability
AAT4681IDE-1-T1 is available at Aetrix Electronics and suitable for ultra-mobile PCs, netbooks, and smartphones requiring stable component supply, low-RDS(on) battery charging arbitration, and compact TDFN packaging.
Supply support for AAT4681IDE-1-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Skyworks Solutions is a global semiconductor company specializing in analog and mixed-signal connectivity solutions for wireless, automotive, and industrial markets.
The AAT4681 family was developed specifically for space-constrained portable electronics requiring hardware-based dual-charge-path arbitration - targeting UMPC, smartphone, and smartbook platforms where discrete MOSFET solutions increase BOM cost and layout complexity.
FAQ
What is the maximum continuous drain current rating for the AAT4681IDE-1-T1 at 85°C ambient?
The AAT4681IDE-1-T1 supports ±5 A continuous drain current at TA = 85°C, as specified in the Absolute Maximum Ratings table. This rating assumes proper PCB copper area (≥1 in² of 1 oz. copper) and accounts for θJA = 50°C/W thermal resistance in the TDFN-10L package. Derating applies above 85°C ambient per the device's thermal characteristics.
Does the AAT4681IDE-1-T1 support true bidirectional current flow between battery and system rail?
Yes, the AAT4681IDE-1-T1 supports bidirectional current flow due to its P-channel MOSFET architecture and symmetric source/drain construction. During charging, current flows from D to S; during system discharge or reverse current scenarios, it flows from S to D - with RDS(on) remaining consistent at 23–28 mΩ under specified gate drive conditions.
How does the STAT pin indicate which gate input (GC or GQ) is active in the AAT4681IDE-1-T1?
In the AAT4681IDE-1-T1, the STAT pin is an open-drain output: it is pulled low (≤0.4 V at 1 mA sink) when GC is active, and remains high-impedance (requiring external pull-up) when GQ is active. This unambiguous signaling enables direct GPIO monitoring without additional level-shifting or signal conditioning circuitry.
Can the AAT4681IDE-1-T1 be used in multi-cell Li-ion applications?
No - the AAT4681IDE-1-T1 is rated for 6 V maximum drain-source voltage and is explicitly intended for single-cell Li-ion systems (≤4.4 V). For multi-cell applications, Skyworks specifies the AAT4681-2 variant (20 V rating), which shares the same TDFN-10L package and pinout but differs in voltage capability, RDS(on), and gate threshold.
What is the purpose of the 300 mV hysteresis between GQ and GC inputs in the AAT4681IDE-1-T1?
The 300 mV hysteresis prevents rapid toggling between GC and GQ paths when their control voltages are near-equal - a common condition during charger handoff or noise-induced fluctuations. This ensures stable, glitch-free path selection and avoids power rail disturbances that could reset system logic or corrupt data in sensitive portable applications.
AAT4681IDE-1-T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Skyworks Solutions Inc.
- Series:
- *
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Battery Chemistry:
- -
- Number of Cells:
- -
- Current - Charging:
- -
- Programmable Features:
- -
- Fault Protection:
- -
- Charge Current - Max:
- -
- Battery Pack Voltage:
- -
- Voltage - Supply (Max):
- -
- Interface:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
AAT4681IDE-1-T1 FAQ
1.How can I place an order for AAT4681IDE-1-T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for AAT4681IDE-1-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AAT4681IDE-1-T1 reliable?
The price and inventory of AAT4681IDE-1-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AAT4681IDE-1-T1 is usually 5 days.
3.What payment methods are accepted for AAT4681IDE-1-T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AAT4681IDE-1-T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AAT4681IDE-1-T1?
AAT4681IDE-1-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AAT4681IDE-1-T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AAT4681IDE-1-T1?
For technical support, including AAT4681IDE-1-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AAT4681IDE-1-T1 requirements.
6.How does Aetrix verify that AAT4681IDE-1-T1 is sourced from the original manufacturer or authorized distributors?
All AAT4681IDE-1-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AAT4681IDE-1-T1 meets industry standards.
7.What is the process for return or replacement of AAT4681IDE-1-T1?
All AAT4681IDE-1-T1 units undergo pre-shipment inspection (PSI). If there is an issue with AAT4681IDE-1-T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AAT4681IDE-1-T1 part is unused and in its original packaging.
Return procedure for AAT4681IDE-1-T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AAT4681IDE-1-T1 Tags

-
BQ21040DBVR
Texas Instruments

-
MCP73812T-420I/OT
Microchip Technology

-
MCP73831T-2ACI/OT
Microchip Technology

-
MCP73832T-2ACI/OT
Microchip Technology

-
MCP73831T-2DCI/OT
Microchip Technology

-
MCP73832T-2DCI/OT
Microchip Technology

-
MCP73831T-2ATI/OT
Microchip Technology

-
MCP73832T-2ATI/OT
Microchip Technology

-
MCP73831T-5ACI/OT
Microchip Technology
-
MCP73832T-2ACI/MC
Microchip Technology
-
MCP73831T-2ACI/MC
Microchip Technology
-
MCP73831T-2ATI/MC
Microchip Technology
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

