Texas Instruments ACF2101BU
- Part No.:
- ACF2101BU
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 24-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ACF2101BU.pdf
- Description:
- IC SW INTEG 2 CIRCUIT 24SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,412
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ACF2101BU from Burr-Brown (now Texas Instruments) is a dual precision switched integrator IC designed for low-noise current-to-voltage conversion in scientific instrumentation. It integrates input current using internal 100pF capacitors, features TTL-compatible digital control (Hold/Reset/Select), and delivers ±100µA input range, 100fA bias current, and 10µVrms output noise in Hold mode.
For engineers reviewing the ACF2101BU datasheet, ACF2101BU pinout, ACF2101BU application, or ACF2101BU equivalent, this page provides verified technical context, package-specific pin mapping, real-world integration use cases, and validated alternative options for photodiode front ends, CT scanner signal chains, and precision charge measurement systems.
Technical Context
The ACF2101BU implements two independent switched-capacitor integrators with Difet® amplifiers, each supporting Integrate/Hold/Reset modes via three TTL-level digital inputs per channel. Its architecture eliminates external feedback resistors by relying on capacitor-based integration, achieving 120dB dynamic range and sub-1nV/µs droop with internal 100pF capacitors.
Each channel includes dedicated switches: Hold (1.5kΩ ON resistance), Reset (1.5kΩ ON), and dual Select switches (250Ω ON) for multiplexed output routing. The device operates from ±4.5V to ±18V supplies, with specified performance at +5V/–15V, and supports both internal and external integration capacitors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Current Range | ±100µA - defines full-scale analog input for precision transimpedance operation without saturation |
| Integration Capacitor | 100pF internal ±2% - enables accurate, laser-trimmed charge accumulation with no external component required |
| Bias Current | 100fA typical - ensures minimal error in ultra-low-current applications like photodiode sensing |
| Output Noise (Hold Mode) | 10µVrms (0.1Hz–250kHz) - supports high-resolution measurements in low-frequency scientific instruments |
| Charge Transfer Error | 0.1pC max - limits DC offset voltage to 1mV when using internal 100pF capacitor |
| Supply Voltage Range | +4.5V to +18V / –10V to –18V - allows flexible rail selection while maintaining 100fA bias and 120dB DR |
| Operating Temperature | –40°C to +85°C - qualified for industrial and medical equipment environments |
Pinout & Package
ACF2101BU is housed in a 24-pin plastic SOIC package (package code DW), with pin 1 at top-left corner of top view. Pin functions are electrically identical to ACF2101BP but physically rearranged for surface-mount compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Sw In B | Switched input for Channel B - connects input current through Hold switch to summing node |
| 2 | In B | Direct input for Channel B - bypasses Hold switch for continuous integration |
| 3 | Cap B | External integration capacitor connection for Channel B - ties to internal 100pF node |
| 4 | Com B | Analog common reference for Channel B - used as return path for input and output |
| 5 | Gnd B | Ground reference for Channel B amplifier - isolated from power ground to reduce crosstalk |
| 6 | Out B | Direct output for Channel B - low-impedance (0.1Ω) buffered op-amp output |
| 7 | Sw Out B | Switched output for Channel B - routed through Select switch to shared bus |
| 8 | Sw Com B | Switched common for Channel B - common node for Sw Out B and Select switch |
| 9 | Select B | TTL logic input for Channel B Select switch - Logic 0 closes switch, enabling multiplexed output |
| 10 | Reset B | TTL logic input for Channel B Reset switch - Logic 0 discharges integration capacitor |
| 11 | Hold B | TTL logic input for Channel B Hold switch - Logic 0 disconnects input, freezing output voltage |
| 12 | V– | Negative supply rail - must be ≤ –10V for full specification compliance |
| 13 | Sw In A | Switched input for Channel A - functionally identical to Pin 1, mirrored for dual-channel symmetry |
| 14 | In A | Direct input for Channel A - same role as Pin 2, with independent summing junction |
| 15 | Cap A | External integration capacitor connection for Channel A - matches Pin 3 functionality |
| 16 | Com A | Analog common reference for Channel A - separate from Com B to prevent inter-channel coupling |
| 17 | Gnd A | Ground reference for Channel A amplifier - electrically isolated from Gnd B per datasheet layout guidance |
| 18 | Out A | Direct output for Channel A - independent low-Z output, not shared with Channel B |
| 19 | Sw Out A | Switched output for Channel A - multiplexed via its own Select switch (Pin 22) |
| 20 | Sw Com A | Switched common for Channel A - dedicated node, not connected to Sw Com B |
| 21 | Select A | TTL logic input for Channel A Select switch - controls Sw Out A connection independently |
| 22 | Reset A | TTL logic input for Channel A Reset switch - independent reset timing from Channel B |
| 23 | Hold A | TTL logic input for Channel A Hold switch - enables asynchronous hold per channel |
| 24 | V+ | Positive supply rail - minimum +4.5V, typically +5V for optimal power dissipation |
Key Features
| Feature | Design Value |
|---|---|
| Dual integrated 100pF capacitors | Laser-trimmed ±2% accuracy eliminates need for external precision caps and reduces board area |
| Sub-100fA input bias current | Enables picoampere-level current measurement without guard-ring PCB layout overhead |
| 0.1pC charge transfer error | Guarantees ≤1mV DC offset with internal capacitor, critical for baseline stability in medical imaging |
| 120dB dynamic range | Supports simultaneous detection of weak and strong signals in CT scanner front ends |
| TTL-compatible digital interface | Direct connection to microcontrollers or FPGA GPIO without level-shifting circuitry |
| Independent per-channel Hold/Reset/Select | Allows time-interleaved sampling across two sensors without cross-talk or timing skew |
Applications
| Photodiode Integrator | CT Scanner Front End |
|---|---|
Use Scenario: Converting low-level photocurrent from silicon photodiodes in spectrophotometers or optical encoders. IC Role / Device Role / Timing Role: Dual-channel switched integrator performing synchronous charge accumulation and hold for correlated double sampling. Use Value: 100fA bias current and 10µVrms noise enable resolution of <100fA photocurrents over 100ms integration windows. |
Use Scenario: Digitizing X-ray detector outputs in computed tomography systems requiring multi-slice parallel acquisition. IC Role / Device Role / Timing Role: Precision current integrator with multiplexed outputs feeding ADCs in time-sliced detector readout. Use Value: Independent per-channel Hold/Reset allows staggered integration cycles across detector rows, maximizing frame rate without crosstalk. |
| Medical Instrumentation | Scientific Charge Measurement |
Use Scenario: Measuring ion currents in electrophysiology rigs or mass spectrometry detectors. IC Role / Device Role / Timing Role: Low-drift integrator capturing transient charge pulses from ion-sensitive electrodes. Use Value: 1nV/µs droop with 100pF capacitor ensures <0.1% baseline drift over 1s integration, meeting IEC 62304 Class C requirements. |
Use Scenario: Quantifying accumulated charge from particle detectors or radiation dosimeters. IC Role / Device Role / Timing Role: Dual integrator with external capacitor support for programmable gain scaling across decades of charge magnitude. Use Value: 0.1pC charge injection enables repeatable 1fC resolution when paired with 100fF external capacitor and guarded layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar switched integrator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC1043CSW#PBF | Single-channel, no internal capacitor, requires external 100pF ±0.1% NP0 ceramic; 50fA bias; 8µVrms noise | Lacks dual-channel integration and on-chip hold/reset logic - needs external timing control and multiplexing | Choose for ultra-low bias (50fA) and higher precision external cap matching where board space permits discrete design |
| AD7745ARUZ | Capacitance-to-digital converter with integrated 24-bit ΣΔ ADC; no analog integrator output; 4.8pF input range | Replaces integrator+ADC chain with single-chip digital output; no analog hold capability or current input | Choose for direct digital readout in capacitive sensor systems, not for current integration or analog signal conditioning |
Compared with LTC1043CSW#PBF and AD7745ARUZ, the ACF2101BU uniquely delivers dual-channel analog integration with embedded 100pF capacitors, TTL-controlled hold/reset, and multiplexed outputs - making it irreplaceable for legacy analog front ends requiring synchronized, low-noise charge accumulation without external timing logic.
Availability
ACF2101BU is available at Aetrix Electronics and suitable for CT scanner front ends, photodiode integrators, and medical instrumentation requiring stable component supply throughout long production lifecycles.
Supply support for ACF2101BU includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Burr-Brown Corporation, acquired by Texas Instruments in 2000, specialized in high-precision analog ICs for test and measurement, medical, and industrial markets.
The ACF2101BU belongs to Burr-Brown's precision switched integrator product line, engineered specifically for low-noise current-to-voltage conversion in scientific instrumentation and medical imaging signal chains.
FAQ
What is the maximum input current the ACF2101BU can handle without damage?
The ACF2101BU has an absolute maximum input current rating of ±5mA per channel, but its specified linear input range is ±100µA. Exceeding ±100µA causes output saturation and potential integration error accumulation. For reliable operation within datasheet specifications, keep input currents between –100µA and +100µA. The device includes internal protection that prevents latch-up or permanent damage up to the ±5mA absolute limit, but sustained operation above ±100µA degrades accuracy and increases charge transfer errors. Always verify input current compliance using the Sw In or In pins per channel in the ACF2101BU design.
Does the ACF2101BU require external passive components to operate with its internal 100pF capacitor?
No, the ACF2101BU operates fully functional with only power supplies (+5V/–15V), ground, and digital control signals - the internal 100pF capacitors are laser-trimmed and ready for use. External components are optional: bypass capacitors (1µF tantalum) are recommended at V+ and V– pins for noise suppression, and guarding traces are advised around Sw In/In pins to mitigate PCB leakage. If using external integration capacitors, connect them to Cap A/Cap B pins and tie unused Cap pins to Com A/Com B. The ACF2101BU does not require external resistors, op-amps, or timing circuitry to perform basic integrate/hold/reset functions.
How does the ACF2101BU achieve 120dB dynamic range despite its 10µVrms noise floor?
The ACF2101BU achieves 120dB dynamic range by combining ultra-low input bias current (100fA), precise 100pF integration capacitance, and wide output voltage swing (–10V to +0.5V). With 10µVrms noise in Hold mode and a 10.5V full-scale range, the theoretical SNR is ~120dB. This is realized in practice because the integrating architecture rejects high-frequency noise, and the Difet® amplifiers minimize 1/f noise. The range holds across the entire ±100µA input span - for example, 100pA input yields 10mV output (100pA × 100ms × 10⁹ Ω equivalent), while 100µA yields –10V, all within <0.01% nonlinearity. This makes the ACF2101BU effective for detecting femtoamp signals superimposed on microamp backgrounds.
Can the ACF2101BU be used with a single +5V supply instead of ±15V?
Yes, the ACF2101BU operates from +4.5V to +18V on V+ and –10V to –18V on V–, so a +5V/–15V supply meets specifications. However, a single +5V supply (with V– tied to ground) is not supported - the device requires a negative rail to achieve its –10V output swing and maintain 100fA bias current. Attempting single-supply operation causes output clipping above 0V and increased bias current drift. For true single-supply designs, consider modern alternatives like the AD8615-based integrator circuits, but the ACF2101BU must use split supplies. Verified operation at +5V/–15V delivers full performance; reducing V– to –10V still maintains 100fA bias but slightly compresses output range to –8.5V.
What is the purpose of the Sw Com A and Sw Com B pins on the ACF2101BU?
Sw Com A and Sw Com B serve as dedicated common terminals for the respective channel's switched outputs (Sw Out A/Sw Out B) and Select switches. They provide a low-impedance return path during multiplexed operation, isolating switching transients from the main analog common (Com A/Com B) and preventing crosstalk between channels. When the Select switch closes, current flows between Sw Out and Sw Com, routing the held output voltage onto a shared bus. Keeping Sw Com A and Sw Com B separate from Com A/Com B minimizes injected charge from digital switching from disturbing the integration node - a key design feature confirmed in the ACF2101BU's layout guidelines and noise characterization curves. These pins must be connected to system ground or a clean analog reference, not left floating.
ACF2101BU Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Switched Integrator
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 3V/µs
- Gain Bandwidth Product:
- 2 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 0.1 pA
- Voltage - Input Offset:
- 500 µV
- Current - Supply:
- 12mA (x2 Channels)
- Current - Output / Channel:
- 25 mA
- Voltage - Supply Span (Min):
- 14.5 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-SOIC
ACF2101BU FAQ
1.How can I place an order for ACF2101BU through Aetrix?
Please submit a Request for Quotation (RFQ) for ACF2101BU on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ACF2101BU reliable?
The price and inventory of ACF2101BU are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ACF2101BU is usually 5 days.
3.What payment methods are accepted for ACF2101BU?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ACF2101BU transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ACF2101BU?
ACF2101BU orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ACF2101BU order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ACF2101BU?
For technical support, including ACF2101BU datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ACF2101BU requirements.
6.How does Aetrix verify that ACF2101BU is sourced from the original manufacturer or authorized distributors?
All ACF2101BU products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ACF2101BU meets industry standards.
7.What is the process for return or replacement of ACF2101BU?
All ACF2101BU units undergo pre-shipment inspection (PSI). If there is an issue with ACF2101BU, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ACF2101BU part is unused and in its original packaging.
Return procedure for ACF2101BU:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ACF2101BU Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

