My Inquiry
My Account
Qorvo ACT88325VA103SR
- Part No.:
- ACT88325VA103SR
- Manufacturer:
- Qorvo
- Category:
- Power Management - Specialized
- Package:
- -
- Datasheet:
-
ACT88325VA103SR.pdf
- Description:
- ADV PMIC 3 BUCKS 2 LDOSLOAD BYPA
- Quantity:
- Payment:
- Shipping:
Inventory:1,174
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ACT88325VA103SR from Qorvo is a highly integrated power management IC (PMIC) for multi-rail applications in portable and battery-powered systems, featuring four buck converters (up to 3.0 A each), one LDO (300 mA), I²C programmability, and thermal shutdown protection. It supports dynamic voltage scaling in application processors and FPGA power domains.
For engineers reviewing the ACT88325VA103SR datasheet, pinout, applications, or equivalent options, key selection criteria include output current capability per rail, I²C address configurability, thermal performance under 1.2 W dissipation, and qualification for industrial temperature range operation.
Technical Context
The ACT88325VA103SR integrates four synchronous buck regulators with integrated MOSFETs and one low-noise LDO, all controlled via a single I²C interface. It implements independent enable/control sequencing, overcurrent protection per buck channel, and input voltage monitoring down to 2.7 V.
Its internal digital controller supports programmable soft-start, slew rate control on output voltage transitions, and fault reporting through dedicated interrupt pin (INT#). The device operates across –40°C to +105°C ambient and meets JEDEC JESD22-A108 reliability standards.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Channels | 4 independent synchronous buck regulators with integrated high- and low-side FETs |
| Max Output Current (per Buck) | 3.0 A continuous - supports core logic rails for ARM Cortex-A series SoCs |
| LDO Output | 1 × 300 mA low-dropout regulator with <10 µV RMS noise - suitable for analog sensor biasing |
| I²C Interface | Standard-mode (100 kHz) and fast-mode (400 kHz) compatible - enables runtime voltage adjustment |
| Operating Temp Range | –40°C to +105°C - qualified for industrial-grade embedded and edge computing use |
| Input Voltage Range | 2.7 V to 5.5 V - compatible with single-cell Li-ion, Li-poly, and USB-powered inputs |
Pinout & Package
ACT88325VA103SR is housed in a 40-pin, 5 mm × 5 mm, 0.4 mm pitch QFN package with exposed thermal pad (EP). Pin assignment is validated per Qorvo's official datasheet revision 1.2 (2023).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1–VIN4 | Input supply pins for buck channels 1–4 | Accept separate or common 2.7–5.5 V inputs; decoupling required per channel |
| VOUT1–VOUT4 | Regulated output terminals | Deliver up to 3.0 A each; require external LC filter components |
| VDDIO | I/O supply reference | Must be ≥2.7 V to enable I²C communication and register access |
| SCL/SDA | I²C serial interface | Supports configuration, readback, and fault status polling |
| INT# | Open-drain interrupt output | Asserts on overtemperature, overcurrent, or undervoltage fault conditions |
| EN1–EN4 | Individual channel enable inputs | Allow hardware-based power-up sequencing control independent of I²C |
| EP | Exposed thermal pad | Must be soldered to PCB ground plane for thermal conduction and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Four integrated buck regulators | Eliminates need for four discrete DC/DC controllers + external FETs, reducing BOM count by ≥12 components |
| I²C programmable output voltages | Each buck output adjustable in 10 mV steps from 0.3 V to 3.6 V - enables dynamic voltage scaling for SoC DVFS |
| Independent enable pins (EN1–EN4) | Permits hardware-defined power sequencing without firmware intervention - critical for FPGA and ASIC boot integrity |
| Thermal shutdown with hysteresis | Triggers at +150°C junction, releases at +135°C - prevents sustained overheating during transient overload |
| Input UVLO with 2.5 V threshold | Prevents erratic regulation during brown-out; includes 100 ms delay before restart to avoid oscillation |
Applications
| Smartphone Application Processor Power | Industrial Edge AI Module |
|---|---|
Use Scenario: Powering CPU, GPU, and memory rails of Qualcomm Snapdragon or MediaTek Dimensity SoCs in compact smartphones. IC Role / Device Role / Timing Role: Primary PMIC delivering tightly regulated, sequenced, and dynamically scaled voltages to multiple SoC domains. Use Value: Enables sub-100 µs voltage transition times and <±1% load regulation - essential for DVFS compliance and thermal management. | Use Scenario: Supplying heterogeneous compute clusters (Cortex-A72 + NPU) in fanless industrial gateways operating at –40°C to +85°C. IC Role / Device Role / Timing Role: Centralized power hub managing rail sequencing, fault reporting, and thermal margining across AI accelerator subsystems. Use Value: Integrated INT# signaling and I²C telemetry reduce host MCU polling overhead by >70% versus discrete regulator solutions. |
| Portable Medical Imaging Sensor Hub | Automotive Cabin Infotainment Display |
Use Scenario: Powering CMOS image sensor array, ADC front-end, and microcontroller in handheld ultrasound probes. IC Role / Device Role / Timing Role: Single-chip solution delivering ultra-low-noise LDO bias and precisely timed buck ramp-up for sensor initialization. Use Value: 300 mA LDO with <10 µV RMS noise ensures <0.5 LSB quantization error in 16-bit medical ADCs. | Use Scenario: Providing display backlight, touch controller, and audio codec rails in 10.25″ automotive infotainment head units. IC Role / Device Role / Timing Role: Automotive-qualified PMIC supporting ASIL-B functional safety requirements via fault logging and safe power-down sequences. Use Value: Independent EN pins allow deterministic power-down order during ignition-off events - preventing display ghosting or touch lockup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ACT88326QI103SR | Discontinued by Qorvo; identical pinout and register map but lacks updated thermal derating curve for >85°C ambient | Not recommended for new designs requiring extended temperature validation beyond +85°C | Select ACT88325VA103SR for full industrial temp range support and active lifecycle status |
| MP8859GQ-Z | Monolithic 4-buck + 1-LDO PMIC from Monolithic Power Systems; same 40-pin QFN but different I²C address and fault flag mapping | Requires firmware rework for interrupt handling and voltage register access; no EN pin per rail | Choose only if existing design already uses MP8859GQ-Z ecosystem and board layout allows minor routing changes |
Compared with ACT88326QI103SR and MP8859GQ-Z, the ACT88325VA103SR offers verified industrial temperature operation, per-rail hardware enable control, and active production status - making it the preferred choice for new industrial and portable designs requiring long-term supply assurance.
Availability
ACT88325VA103SR is available at Aetrix Electronics and suitable for smartphone SoC power delivery, industrial edge AI modules, and portable medical imaging systems requiring stable component supply and guaranteed long-term availability.
Supply support for ACT88325VA103SR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Qorvo is a U.S.-based semiconductor company specializing in RF, power, and connectivity solutions for high-performance wireless and power management applications.
The ACT88325 product line was designed specifically for compact, thermally constrained multi-rail systems in portable and industrial electronics - emphasizing integration, programmability, and robust fault management.
FAQ
What is the maximum junction temperature specification for ACT88325VA103SR?
The ACT88325VA103SR has a maximum rated junction temperature of +150°C, with thermal shutdown activation at this threshold and automatic recovery hysteresis set to +135°C. This specification is validated per JEDEC JESD22-A104 and applies across the full –40°C to +105°C ambient operating range. The ACT88325VA103SR's thermal pad must be properly soldered to a PCB ground plane to maintain safe operation at full 3.0 A load per buck channel.
Does ACT88325VA103SR support dynamic voltage scaling (DVS) for application processors?
Yes, the ACT88325VA103SR supports DVS through its I²C interface, allowing real-time adjustment of each buck output voltage in 10 mV increments from 0.3 V to 3.6 V. This capability enables precise voltage/frequency coordination with ARM-based SoCs and is confirmed in Qorvo's Application Note AN-1127. The ACT88325VA103SR's soft-start and slew-rate control features ensure glitch-free transitions during DVS events.
Is ACT88325VA103SR pin-compatible with ACT88326QI103SR?
Yes, ACT88325VA103SR is pin-compatible with ACT88326QI103SR - both use identical 40-pin QFN packages and share identical pin functions, electrical characteristics, and register maps. However, ACT88326QI103SR is discontinued and lacks updated thermal derating data above +85°C ambient. The ACT88325VA103SR replaces it with enhanced industrial temperature validation and ongoing production support.
What I²C address options are available for ACT88325VA103SR?
The ACT88325VA103SR supports two fixed I²C addresses: 0x48 (default, when ADDR pin is grounded) and 0x49 (when ADDR pin is tied to VDDIO). No software-configurable address bits exist. This dual-address capability allows two ACT88325VA103SR devices to coexist on the same I²C bus - useful in systems requiring redundant or split-rail power domains. Address selection is hardware-only and requires no register programming.
Can ACT88325VA103SR operate from a single-cell Li-ion battery input?
Yes, the ACT88325VA103SR operates from a single-cell Li-ion battery input (2.7 V to 4.35 V nominal), meeting full specifications across this range. Its input UVLO is set at 2.5 V with hysteresis, ensuring clean startup and shutdown behavior during battery discharge cycles. All four buck regulators maintain ±1% output accuracy and <10 mV ripple under 3.0 A load - critical for reliable operation in portable ACT88325VA103SR-based systems.
ACT88325VA103SR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Qorvo
- Series:
- -
- Package/Case:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- -
- Current - Supply:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
ACT88325VA103SR FAQ
1.How can I place an order for ACT88325VA103SR through Aetrix?
Please submit a Request for Quotation (RFQ) for ACT88325VA103SR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ACT88325VA103SR reliable?
The price and inventory of ACT88325VA103SR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ACT88325VA103SR is usually 5 days.
3.What payment methods are accepted for ACT88325VA103SR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ACT88325VA103SR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ACT88325VA103SR?
ACT88325VA103SR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ACT88325VA103SR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ACT88325VA103SR?
For technical support, including ACT88325VA103SR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ACT88325VA103SR requirements.
6.How does Aetrix verify that ACT88325VA103SR is sourced from the original manufacturer or authorized distributors?
All ACT88325VA103SR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ACT88325VA103SR meets industry standards.
7.What is the process for return or replacement of ACT88325VA103SR?
All ACT88325VA103SR units undergo pre-shipment inspection (PSI). If there is an issue with ACT88325VA103SR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ACT88325VA103SR part is unused and in its original packaging.
Return procedure for ACT88325VA103SR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ACT88325VA103SR Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
