Qorvo ACT88420-101T
- Part No.:
- ACT88420-101T
- Manufacturer:
- Qorvo
- Category:
- Power Management - Specialized
- Package:
- 36-UFBGA, WLCSP
- Datasheet:
-
ACT88420-101T.pdf
- Description:
- 5V PMIC WITH OPTIONAL DUAL-PHASE
- Quantity:
- Payment:

- Shipping:

Inventory:3,992
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ACT88420-101T from Qorvo is an advanced COT-based PMIC with four integrated buck converters (2×4A, 2×2A), two 400mA LDOs, load bypass switch capability on Buck1/LDO1/LDO2, and eight configurable GPIOs-including four 3-state pins-designed for solid-state drive power rails, FPGA core I/O, and computer vision SoC supply sequencing. It operates from 2.7V to 5.5V input and supports output voltages as low as 0.5V via I²C.
For engineers reviewing the ACT88420-101T datasheet, pinout, applications, or equivalent options, key selection considerations include its 36-ball WLCSP package, configurable load-switch modes, COT control architecture for fast transient response, and support for system-level power sequencing without hardware changes.
Technical Context
The ACT88420-101T implements Constant-On-Time (COT) control across all four buck regulators, enabling sub-10µs load-step response and stable operation with 0.47µH inductors. Its I²C interface (address 0x58) provides full read/write access to voltage, slew rate, startup timing, sequencing order, and operating mode registers.
All six regulated outputs-including Buck4 reconfigurable as a 300mA LDO and LDO1/LDO2 usable as load switches (1A/400mA max)-are independently programmable. The 3-state GPIOs support dynamic signal routing, reset assertion, and status reporting in multi-rail systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V–5.5V: Supports single-cell Li-ion, USB PD, and industrial 3.3V/5V rails without external pre-regulation. |
| Buck Converters | 4 total: Buck1/Buck3 = 4A each; Buck2/Buck4 = 2A each; all integrate high-side/low-side FETs and support COT control. |
| LDO Regulators | 2 × 400mA: LDO1 configurable as 1A load switch; LDO2 as 400mA load switch; both require only two ceramic capacitors. |
| Configurable Outputs | 6 regulated outputs: Buck4 can be reconfigured as 300mA LDO; Buck1/LDO1/LDO2 support load-switch mode with current limiting. |
| Interface & Control | I²C (0x58): Enables real-time monitoring of voltage, current, temperature, fault status, and full configuration of sequencing, slew, and soft-start. |
| Operating Temperature | −40°C to +150°C junction: Validated for SSD controller and FPGA applications in thermally constrained enclosures. |
| Package | 36-ball WLCSP, 2.69mm × 2.69mm: Ultra-compact footprint compatible with high-density BGA layouts and automated assembly. |
Pinout & Package
ACT88420-101T uses a 36-ball Wafer-Level Chip-Scale Package (WLCSP) with 0.4mm pitch and 2.69mm × 2.69mm body size. Ball assignment follows Qorvo's standard CSP layout for thermal and signal integrity optimization.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1–VIN4 | Input power supplies | Dedicated inputs per buck channel; enable independent rail sourcing and noise isolation. |
| VOUT1–VOUT4 | Buck output nodes | Four regulated DC outputs; VOUT1/VOUT3 rated for 4A, VOUT2/VOUT4 for 2A; all support COT feedback. |
| VOUTL1/VOUTL2 | LDO output nodes | Two 400mA LDO outputs; VOUTL1 supports 1A load-switch mode; VOUTL2 supports 400mA load-switch mode. |
| SCL/SDA | I²C interface | Standard bidirectional I²C bus (3.3V tolerant); address 0x58; used for configuration, telemetry, and fault logging. |
| GPIO1–GPIO8 | Configurable digital I/O | Eight GPIOs; GPIO1–GPIO4 are 3-state capable for bidirectional signaling, reset control, or status flagging. |
| EN_BUCK1–EN_BUCK4 | Enable inputs | Hardware enables for individual bucks; allow power-up sequencing control independent of I²C. |
| GND | Ground reference | Multiple dedicated GND balls distributed across package perimeter for low-impedance return paths and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Constant-On-Time (COT) control | Enables <10µs transient response and stable operation with ultra-low-ESR ceramic output capacitors. |
| Reconfigurable Buck4 | Switches between 2A buck and 300mA LDO modes via I²C register, simplifying design reuse across voltage/accuracy requirements. |
| Load-switch capability | Buck1, LDO1, and LDO2 support controlled turn-on/off with current limiting-enabling hot-swap, power domain isolation, and inrush management. |
| Minimal external components | Each buck requires only one 0.47µH inductor + two ceramic caps; each LDO needs just two 1µF ceramics-reducing BOM count and board area. |
| Thermal robustness | Rated for 150°C junction temperature and integrated thermal shutdown with hysteresis-suitable for SSD and embedded vision modules. |
Applications
| Solid State Drive Power Management | FPGA Core & I/O Supply |
|---|---|
Use Scenario: Powers NAND flash controller, DRAM cache, and PCIe PHY in enterprise SSDs requiring tight voltage accuracy and fast load transients. IC Role / Device Role / Timing Role: Primary PMIC delivering six synchronized, sequenced rails with dynamic voltage scaling and fault reporting via I²C. Use Value: Reduces external component count by >40% vs discrete solutions while supporting 0.5V–1.2V core rails with ±1% regulation over temperature. | Use Scenario: Supplies configurable core (VCCINT), auxiliary (VCCAUX), and I/O (VCCO) rails for Xilinx Artix-7 and Intel Cyclone V FPGAs. IC Role / Device Role / Timing Role: Single-chip power solution managing startup sequencing, voltage margining, and dynamic power state transitions (e.g., sleep-to-active). Use Value: Eliminates need for external sequencing ICs and enables firmware-controlled rail reconfiguration during field updates. |
| Computer Vision SoC Platform | Portable Audio/Video Processor |
Use Scenario: Powers dual-core vision processor (e.g., Qualcomm QCS610), ISP, and MIPI CSI-2 interface in smart camera modules. IC Role / Device Role / Timing Role: Delivers low-noise 1.0V core, 1.8V I/O, and 3.3V sensor bias rails with independent slew control to minimize EMI during image capture. Use Value: COT architecture maintains <15mV droop under 3A step loads-preserving image quality and avoiding frame corruption. | Use Scenario: Supplies audio DSP, codec, display driver, and wireless co-processor in battery-powered portable media players. IC Role / Device Role / Timing Role: Manages battery-efficient operation using light-load optimized COT mode, dynamic LDO/buck selection, and GPIO-controlled power domain gating. Use Value: Achieves >85% efficiency at 10mA load on LDO outputs-extending playback time without compromising audio SNR. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ACT88422 | Same pinout and feature set; updated revision with enhanced thermal performance and extended I²C timeout handling. | Identical use cases; preferred for new designs due to improved reliability in high-temperature SSD environments. | Select ACT88422 for new designs requiring long-term supply assurance and documented thermal derating curves. |
| TPS650860 | 4-buck + 3-LDO PMIC; 48-pin VQFN; fixed-frequency PWM (not COT); no load-switch capability on LDOs. | Targets industrial HMIs and gateway routers; lacks 3-state GPIOs and configurable load-switch modes required for SSD/FPGA use. | Choose TPS650860 only if COT control and load-switch flexibility are not required and larger package is acceptable. |
Compared with ACT88420-101T, ACT88422 offers identical functionality with improved thermal specs and lifecycle support, while TPS650860 provides higher pin count and fixed-frequency control but sacrifices COT responsiveness and load-switch versatility-making ACT88420-101T optimal for compact, dynamically reconfigurable SSD and vision platforms.
Availability
ACT88420-101T is available at Aetrix Electronics and suitable for solid-state drive controllers, FPGA power domains, computer vision SoCs, and portable audio/video processors requiring stable component supply and long-lifecycle support.
Supply support for ACT88420-101T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Qorvo is a U.S.-based semiconductor company specializing in RF, power, and connectivity solutions for infrastructure, defense, automotive, and consumer markets.
The ACT88420-101T belongs to Qorvo's ActiveCiPS™ PMIC family, engineered specifically for high-density, thermally constrained storage and vision platforms requiring multi-rail sequencing, dynamic reconfiguration, and minimal external components.
FAQ
What is the I²C address of the ACT88420-101T?
The ACT88420-101T uses a fixed I²C slave address of 0x58 (7-bit format). This address is hardwired and non-configurable, ensuring deterministic communication in multi-PMIC systems. All voltage, sequencing, and fault registers of the ACT88420-101T are accessible via this interface, and the device supports standard repeated-start and clock-stretching protocols per the Qorvo ACT88420EVK1-101 Users Guide.
Can Buck4 on the ACT88420-101T operate as both a buck converter and an LDO?
Yes-the ACT88420-101T allows Buck4 to be dynamically reconfigured via I²C register write from a 2A buck converter into a 300mA LDO. This mode change does not require hardware modification or power cycle. When configured as an LDO, Buck4 retains its dedicated output pin (VOUT4) and supports programmable voltage (0.5V–3.3V) and current limit-providing design flexibility for mixed-signal subsystems where low-noise bias is needed alongside switching rails.
Does the ACT88420-101T support power sequencing across all six outputs?
Yes-the ACT88420-101T supports full system-level power sequencing across all six regulated outputs (VOUT1–VOUT4, VOUTL1, VOUTL2) via programmable start-up delay, ramp rate, and dependency mapping through its I²C interface. Sequencing parameters-including inter-rail delays up to 255ms, slew rates from 0.1V/ms to 10V/ms, and fault-triggered shutdown propagation-are stored in nonvolatile shadow registers and applied automatically at power-on reset, eliminating need for external sequencer ICs in ACT88420-101T-based designs.
What is the maximum continuous current rating for LDO1 when used as a load switch in the ACT88420-101T?
When configured as a load switch, LDO1 on the ACT88420-101T supports a maximum continuous current of 1A with internal current limiting and thermal foldback protection. This mode bypasses the LDO regulation path and uses the internal pass FET directly-enabling high-efficiency power domain enable/disable for peripherals such as USB PHYs or MIPI bridges. The ACT88420-101T datasheet specifies this 1A rating under conditions of ≤150°C junction temperature and adequate PCB copper area for heat dissipation.
Is the ACT88420-101T recommended for new designs?
No-the ACT88420-101T is marked "Not Recommended For New Designs" by Qorvo. While fully functional and supported for existing production, Qorvo recommends migrating to the pin-compatible ACT88422 for new projects. The ACT88422 offers identical electrical specifications and package, plus enhanced thermal performance and extended I²C timeout handling-ensuring longer product lifecycle and improved reliability in high-temperature deployments of the ACT88420-101T's target applications.
ACT88420-101T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Qorvo
- Series:
- -
- Package/Case:
- 36-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Processor
- Current - Supply:
- 250µA
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-WLCSP (2.78x3.03)
ACT88420-101T FAQ
1.How can I place an order for ACT88420-101T through Aetrix?
Please submit a Request for Quotation (RFQ) for ACT88420-101T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ACT88420-101T reliable?
The price and inventory of ACT88420-101T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ACT88420-101T is usually 5 days.
3.What payment methods are accepted for ACT88420-101T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ACT88420-101T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ACT88420-101T?
ACT88420-101T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ACT88420-101T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ACT88420-101T?
For technical support, including ACT88420-101T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ACT88420-101T requirements.
6.How does Aetrix verify that ACT88420-101T is sourced from the original manufacturer or authorized distributors?
All ACT88420-101T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ACT88420-101T meets industry standards.
7.What is the process for return or replacement of ACT88420-101T?
All ACT88420-101T units undergo pre-shipment inspection (PSI). If there is an issue with ACT88420-101T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ACT88420-101T part is unused and in its original packaging.
Return procedure for ACT88420-101T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ACT88420-101T Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

