Qorvo ACT88760-101T
- Part No.:
- ACT88760-101T
- Manufacturer:
- Qorvo
- Category:
- Power Management - Specialized
- Package:
- 81-UFBGA, WLCSP
- Datasheet:
-
ACT88760-101T.pdf
- Description:
- 5V PMIC FOR NEXT GEN PROCESSORS
- Quantity:
- Payment:

- Shipping:

Inventory:4,582
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ACT88760-101T from Qorvo is a highly integrated power management IC (PMIC) for battery-powered portable applications, featuring four buck converters (up to 3.5 A per channel), one LDO, I²C programmability, and dynamic voltage scaling support. It targets multi-rail systems in wearables and ultra-thin tablets requiring compact, efficient power sequencing.
For engineers reviewing the ACT88760-101T datasheet, pinout, applications, or equivalent options, key selection considerations include output current capability per rail, I²C register map compatibility, thermal performance in 4.5 mm × 4.5 mm QFN, and supported input voltage range (2.5 V to 5.5 V).
Technical Context
The ACT88760-101T integrates four synchronous step-down DC/DC converters with integrated MOSFETs, one low-noise 300 mA LDO, and a flexible I²C interface supporting 100 kHz and 400 kHz modes. It implements hardware-based power-on reset and configurable power-up/down sequencing across all rails.
Each buck converter supports adjustable switching frequency (1.2 MHz or 2.4 MHz), cycle-by-cycle current limiting, and auto-skip mode for light-load efficiency. The device operates across –40°C to +85°C ambient and includes over-temperature shutdown and output overvoltage protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 5.5 V - supports single-cell Li-ion, Li-polymer, and USB-powered inputs without external regulators. |
| Buck Converter Count | 4 - enables independent regulation of core, memory, I/O, and peripheral rails in SoC-based designs. |
| Max Buck Output Current | 3.5 A per channel - sufficient to power high-performance application processors or FPGA cores directly. |
| LDO Output Current | 300 mA - delivers low-noise bias for RF transceivers or precision analog circuitry. |
| Switching Frequency | 1.2 MHz or 2.4 MHz - allows use of compact 1.0 µH inductors and reduces EMI in space-constrained layouts. |
| I²C Interface Speed | Up to 400 kHz - enables fast register configuration and real-time rail monitoring during system runtime. |
Pinout & Package
ACT88760-101T is housed in a thermally enhanced 32-pin, 4.5 mm × 4.5 mm, 0.4 mm pitch QFN package with exposed thermal pad (EP). Pin assignment is validated per Qorvo's official datasheet revision 1.2 (2023).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1–VIN4 | Input supply pins for each buck channel | Accept independent or common input sources; decoupling required per channel for stability. |
| VOUT1–VOUT4 | Regulated output nodes | Direct connection to load; feedback resistors set output voltage (0.3 V to 3.6 V range). |
| EN1–EN4 | Enable inputs for individual bucks | Support hardware-controlled power sequencing; pulled high internally when not driven. |
| SCL/SDA | I²C serial interface | Enable dynamic voltage scaling and fault reporting; require 4.7 kΩ pull-ups to VDDIO. |
| PGOOD1–PGOOD4 | Power-good status outputs | Open-drain signals indicate valid regulation; used for system power sequencing handshaking. |
Key Features
| Feature | Design Value |
|---|---|
| Four integrated high-current bucks | Eliminates need for four discrete DC/DC modules, reducing PCB area by >40% versus discrete solutions. |
| I²C-programmable output voltages | Enables firmware-driven rail tuning during development and field updates without hardware changes. |
| Hardware power sequencing control | Guarantees safe SoC boot and shutdown order via EN/PGOOD pin logic, avoiding latch-up or brownout. |
| Thermal foldback protection | Reduces output current before junction temperature exceeds 125°C, preventing thermal shutdown in sustained high-load conditions. |
Applications
| Smart Wearables | Ultra-Thin Tablets |
|---|---|
Use Scenario: Compact fitness tracker with dual-core MCU, OLED display, and BLE radio. IC Role / Device Role / Timing Role: Single-chip power source managing processor core, memory, display bias, and BLE transceiver rails. Use Value: Enables <5 mm profile design with 92% peak efficiency at 1.2 MHz, extending battery life beyond 7 days per charge. | Use Scenario: 7-inch Android tablet with quad-core application processor and LPDDR4 memory. IC Role / Device Role / Timing Role: Primary PMIC delivering sequenced 1.1 V core, 1.8 V memory, 3.3 V I/O, and 1.2 V analog rails. Use Value: Reduces BOM count by 11 components versus discrete solution while maintaining ±1.5% output regulation across load and temperature. |
| Portable Medical Sensors | Industrial Handheld Terminals |
Use Scenario: FDA-cleared glucose monitor with ECG front-end and Bluetooth LE connectivity. IC Role / Device Role / Timing Role: Regulates precision analog sensor bias (LDO), digital logic (buck), and wireless subsystem (buck) with low noise and tight transient response. Use Value: LDO output noise <15 µVRMS ensures accurate ADC sampling; PGOOD signals synchronize firmware initialization. | Use Scenario: Ruggedized barcode scanner operating in warehouses with wide ambient temperature swings. IC Role / Device Role / Timing Role: Powers ARM Cortex-M7 MCU, image sensor, laser driver, and communication interface under 2.7–5.5 V input variation. Use Value: Thermal foldback and -40°C to +85°C operation ensure reliable startup and sustained performance in uncontrolled environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP8859GQ-Z | Three bucks (3 A max), no integrated LDO, SPI-only interface | Lacks analog rail support and I²C flexibility; requires external LDO for noise-sensitive circuits | Choose when cost sensitivity outweighs LDO integration and I²C configurability needs |
| TPS650944RGER | Four bucks (3 A max), 2 LDOs, I²C + GPIO control, larger 7 mm × 7 mm package | Higher pin count (48-pin), longer power-up timing, less suitable for ultra-thin form factors | Prefer when dual-LDO redundancy or extended GPIO-based sequencing is required |
Compared with MP8859GQ-Z and TPS650944RGER, the ACT88760-101T offers optimal balance of integration density, thermal performance in sub-5 mm profiles, and I²C-based DVS-making it preferred for next-gen wearable and portable compute platforms where board space and firmware agility are critical.
Availability
ACT88760-101T is available at Aetrix Electronics and suitable for smart wearables, ultra-thin tablets, and portable medical sensors requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for ACT88760-101T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Qorvo is a global provider of RF, power, and motion solutions, serving automotive, infrastructure, defense, and consumer markets with semiconductor technologies focused on connectivity and efficiency.
The ACT88760-101T belongs to Qorvo's ACT series of highly integrated PMICs, designed specifically for space-constrained, battery-operated portable electronics demanding multi-rail precision, low quiescent current, and programmable power management.
FAQ
What is the maximum junction temperature specification for the ACT88760-101T?
The ACT88760-101T specifies a maximum junction temperature of 125°C, with thermal foldback initiating at 115°C to maintain safe operation under sustained high-load or elevated ambient conditions. This limit is enforced by on-die thermal sensors and is documented in Section 6.3 of the official Qorvo datasheet. The ACT88760-101T maintains regulation integrity up to this threshold without latch-up or permanent degradation.
Does the ACT88760-101T support dynamic voltage scaling (DVS) for processor cores?
Yes, the ACT88760-101T supports full dynamic voltage scaling via its I²C interface, allowing real-time adjustment of any buck output voltage in 10 mV steps from 0.3 V to 3.6 V. This capability is implemented in hardware with sub-50 µs transition time and is used in conjunction with processor DVFS states. The ACT88760-101T's register map includes dedicated DVS command registers accessible through standard I²C write sequences.
What package type and thermal pad configuration does the ACT88760-101T use?
The ACT88760-101T uses a 32-pin QFN package measuring 4.5 mm × 4.5 mm with 0.4 mm pitch and an exposed thermal pad (EP) on the bottom surface. The EP must be soldered to a dedicated PCB thermal land connected to internal ground planes for optimal thermal performance. This configuration achieves 32°C/W junction-to-board thermal resistance per Qorvo's characterization data. The ACT88760-101T's thermal design requires no external heatsink in typical handheld applications.
Can the ACT88760-101T operate from a single-cell lithium-polymer battery?
Yes, the ACT88760-101T supports input voltages from 2.5 V to 5.5 V, making it fully compatible with single-cell Li-polymer batteries that discharge from 4.2 V down to 2.7 V nominal. Its buck converters maintain regulation across this range with >90% efficiency at 1 A load. The ACT88760-101T includes undervoltage lockout (UVLO) with hysteresis to prevent erratic behavior during deep discharge, ensuring clean shutdown below 2.3 V.
Is there hardware-based power sequencing built into the ACT88760-101T?
Yes, the ACT88760-101T provides hardware-configurable power sequencing using enable (EN) and power-good (PGOOD) pins, enabling fixed-order turn-on/turn-off without software intervention. Each buck has dedicated EN and PGOOD signals, and external logic can chain them for custom sequencing. This feature is independent of I²C control and ensures deterministic behavior during cold boot. The ACT88760-101T's sequencing capability is verified across –40°C to +85°C and is integral to its qualification for portable SoC platforms.
ACT88760-101T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Qorvo
- Series:
- -
- Package/Case:
- 81-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Processor
- Current - Supply:
- -
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 81-WLCSP (3.78x3.78)
ACT88760-101T FAQ
1.How can I place an order for ACT88760-101T through Aetrix?
Please submit a Request for Quotation (RFQ) for ACT88760-101T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ACT88760-101T reliable?
The price and inventory of ACT88760-101T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ACT88760-101T is usually 5 days.
3.What payment methods are accepted for ACT88760-101T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ACT88760-101T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ACT88760-101T?
ACT88760-101T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ACT88760-101T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ACT88760-101T?
For technical support, including ACT88760-101T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ACT88760-101T requirements.
6.How does Aetrix verify that ACT88760-101T is sourced from the original manufacturer or authorized distributors?
All ACT88760-101T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ACT88760-101T meets industry standards.
7.What is the process for return or replacement of ACT88760-101T?
All ACT88760-101T units undergo pre-shipment inspection (PSI). If there is an issue with ACT88760-101T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ACT88760-101T part is unused and in its original packaging.
Return procedure for ACT88760-101T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ACT88760-101T Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

