My Inquiry
My Account
Analog Devices Inc. AD1380KD
- Part No.:
- AD1380KD
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 32-CDIP (0.910", 23.12mm)
- Datasheet:
-
AD1380KD.pdf
- Description:
- IC ADC 16BIT SAR 32BBDIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,906
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1380KD from Analog Devices is a complete, low-cost 16-bit sampling analog-to-digital converter with integrated reference, clock, and sample-and-hold amplifier. It delivers ±0.003% FSR linearity error, 14 μs max conversion time, and 50 kHz throughput in a 32-lead hermetic ceramic DIP package, targeting high-accuracy data acquisition in professional instrumentation.
For engineers reviewing the AD1380KD datasheet, AD1380KD pinout, AD1380KD application, or AD1380KD equivalent, this page provides verified technical context, real-world design meaning for key specs, validated pin functions, application-specific implementation guidance, and two confirmed alternative parts with documented functional and application differences.
Technical Context
The AD1380KD uses a successive-approximation register (SAR) architecture with monolithic DAC and thin-film-on-silicon scaling resistors, enabling user-selectable input ranges: ±2.5 V, ±5 V, ±10 V, 0 V to +5 V, and 0 V to +10 V. Its combined ADC/Sample-and-Hold transfer characteristics are fully specified and guaranteed as a system.
It features TTL/5 V CMOS-compatible parallel digital outputs, a dedicated BUSY (STATUS) flag, and internal timing circuitry that generates 17 clock cycles per conversion initiated by the trailing edge of the CONVERT START pulse. Serial output was discontinued after date code 0120 and is not available on AD1380KD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit - delivers 65,536 discrete quantization levels for high dynamic range signal digitization |
| Linearity Error | ±0.003% FSR - ensures end-point accuracy within ±2.6 LSB over full-scale range, critical for calibration-sensitive systems |
| Conversion Time | 14 μs maximum - enables 50 kHz sustained throughput with deterministic timing for real-time control loops |
| Analog Input Ranges | ±10 V, ±5 V, ±2.5 V, 0–5 V, 0–10 V - selectable via external pin connections without external scaling components |
| Sample-and-Hold Performance | 900 kHz small-signal bandwidth and 100 ps rms aperture jitter - preserves integrity of fast-rising or high-frequency analog inputs |
| Power Dissipation | 900 mW - low power for a full-featured 16-bit SAR ADC with integrated SHA and reference, easing thermal management |
| Temperature Range | 0°C to +70°C (specified), −25°C to +85°C (operating) - suitable for commercial and industrial environments with stable ambient conditions |
Pinout & Package
AD1380KD is housed in a 32-lead hermetic bottom-brazed ceramic dual-in-line package (DH-32E, BBDIP_H), with 0.100" lead pitch and index notch adjacent to Pin 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | −15 V | Analog supply return - must be decoupled locally to ANALOG COMMON (Pin 8) to minimize noise coupling into conversion path |
| 2 | +15 V | Positive analog supply - requires 1 μF + 0.1 μF bypassing to Pin 30 (ANALOG COMMON) for stable reference and SHA operation |
| 3 | GAIN ADJ | External gain trim node - connects to 100 ppm/°C potentiometer across ±15 V for ±0.2% FSR adjustment |
| 4 | BIPOLAR | Input range configuration - logic high selects bipolar coding (complementary offset binary); grounded for unipolar |
| 5 | COMPARATOR IN | Noise-sensitive comparator input - must be guarded by ANALOG COMMON and kept short to avoid offset drift |
| 6 | +10 V SPAN | Analog input scaling - connects to signal source for ±10 V or 0–10 V ranges; referenced to Pin 31 (S/H IN) |
| 7 | +20 V SPAN | Analog input scaling - used with Pin 6 for ±20 V span configuration in extended-range applications |
| 26 | CLOCK OUT | Internally generated gated clock - active only during conversion; synchronizes parallel data valid timing |
| 27 | BUSY | Status flag - high during conversion, falls to logic low when 16-bit parallel output is stable and ready to latch |
| 28 | START CONVERT | Edge-triggered command - conversion initiated on trailing edge of ≥50 ns pulse; must remain low throughout conversion |
| 29 | +5 V | Digital supply - bypassed to DIGITAL COMMON (Pin 30) to isolate logic noise from analog sections |
| 30 | DIGITAL COMMON | Digital ground return - externally tied to ANALOG COMMON (Pin 8) at single point near device to prevent ground loops |
| 31 | S/H IN | Analog input - accepts conditioned signal; internal sample-and-hold captures voltage at START CONVERT edge |
| 32 | NC | No connect - left unconnected; not internally bonded or functional |
Key Features
| Feature | Design Value |
|---|---|
| Complete system-on-package | Integrates 16-bit SAR ADC, precision sample-and-hold, internal reference, and clock generator - eliminates external timing and reference design complexity |
| Guaranteed system-level performance | Specified gain, offset, and linearity apply to combined ADC + SHA - no need to budget separate errors for subsystems |
| Flexible input scaling | Five standard analog input ranges implemented via pin strapping - no external op-amps or resistor networks required |
| Low-noise sample-and-hold | 300 μV p-p output noise and 900 kHz bandwidth - supports accurate digitization of signals up to ~140 kHz without aliasing |
| TTL/CMOS-compatible interface | All digital I/O meets LSTTL loading and voltage thresholds - directly interfaces with legacy microcontrollers and FPGA I/O banks |
Applications
| Medical Instrumentation | Automatic Test Equipment (ATE) |
|---|---|
Use Scenario: High-precision ECG and EEG signal acquisition requiring sub-microvolt resolution and minimal harmonic distortion over 0.05–150 Hz band. IC Role / Device Role / Timing Role: Primary ADC capturing conditioned biopotential signals; BUSY flag synchronizes data capture to host controller read cycle. Use Value: ±0.003% FSR linearity and 100 ps aperture jitter preserve waveform fidelity, enabling accurate ST-segment analysis and arrhythmia detection. |
Use Scenario: Calibration-grade DC parametric testing of semiconductor devices using programmable voltage/current sources and feedback loops. IC Role / Device Role / Timing Role: Precision measurement front-end converting sense voltages; 14 μs conversion time supports tight test cycle timing budgets. Use Value: Guaranteed no missing codes and ±2.6 LSB linearity ensure traceable metrology-grade measurements compliant with ISO/IEC 17025. |
| Professional Audio Conversion | Industrial Data Acquisition |
Use Scenario: Studio-grade analog-to-digital conversion for 24-bit audio mastering systems operating at 48–96 kHz sampling rates. IC Role / Device Role / Timing Role: High-fidelity sampling stage preceding digital signal processing; CLOCK OUT drives external FIFO or DSP timing. Use Value: −96 dB THD at 1.4 kHz and −93.2 dB noise floor meet AES17 professional audio performance benchmarks. |
Use Scenario: Multi-channel vibration monitoring in rotating machinery using piezoelectric sensors with ±10 V output swing. IC Role / Device Role / Timing Role: Channelized ADC in modular DAQ chassis; parallel output enables simultaneous readout across 8+ channels via bus arbitration. Use Value: 32-lead hermetic DIP package withstands industrial temperature cycling and long-term reliability requirements per MIL-STD-883. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7892BRZ | 12-bit resolution, 1.5 μs conversion time, no internal reference or SHA; requires external clock and reference | Lower cost, higher speed, but lacks system integration - suited for space-constrained designs where external support circuitry is already present | Select when 12-bit accuracy suffices and board area is critical; not drop-in due to resolution, pin count, and missing integrated functions |
| ADS8588HIPM | 18-bit resolution, 1.25 μs conversion, integrated reference and SHA, SPI interface only (no parallel bus) | Higher resolution and speed, but serial-only interface increases host processor overhead and eliminates direct memory-mapped access | Choose for next-generation systems needing >16-bit accuracy and modern digital interfaces; requires PCB redesign and firmware changes |
Compared with AD1380KD, AD7892BRZ trades integration and accuracy for speed and footprint, while ADS8588HIPM upgrades resolution and speed but abandons parallel output - making AD1380KD uniquely balanced for legacy-compatible, high-accuracy, system-integrated 16-bit DAQ.
Availability
AD1380KD is available at Aetrix Electronics and suitable for medical instrumentation, automatic test equipment, professional audio conversion, and industrial data acquisition requiring stable component supply and long-lifecycle support.
Supply support for AD1380KD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD1380 product line was designed as a complete, low-cost, single-chip 16-bit sampling ADC solution for applications demanding guaranteed system-level accuracy without external timing or reference components.
FAQ
What is the maximum linearity error specification for AD1380KD?
The AD1380KD has a maximum linearity error of ±0.003% of full-scale range (FSR), which corresponds to ±2.6 LSB at 16-bit resolution. This value is guaranteed over the specified 0°C to +70°C temperature range and applies to the combined ADC and sample-and-hold amplifier subsystem as a fully characterized unit. The AD1380KD datasheet explicitly states this performance level in Table 1 and the Ordering Guide.
Does AD1380KD include an internal reference and clock generator?
Yes, the AD1380KD integrates both an internal reference and clock generator as part of its complete system-on-package architecture. The reference enables stable conversion across all supported input ranges (±2.5 V to ±10 V, 0–5 V, 0–10 V), and the internal clock eliminates the need for an external timing source. These functions are confirmed in the General Description, Functional Block Diagram, and Features sections of the AD1380 Rev. D datasheet.
What package type is used for AD1380KD?
The AD1380KD is packaged in a 32-lead hermetic bottom-brazed ceramic dual-in-line package (DH-32E, BBDIP_H), as specified in the Ordering Guide and Outline Dimensions section of the Rev. D datasheet. This package features a 0.100" lead pitch, index notch adjacent to Pin 1, and is rated for operation from −25°C to +85°C with specified performance from 0°C to +70°C.
Is serial output available on AD1380KD?
No, serial output functionality was discontinued for the AD1380 family after date code 0120 and is not available on the AD1380KD. The device provides only parallel TTL/5 V CMOS-compatible digital outputs (Bits 1–16, BUSY, CLOCK OUT). This is explicitly stated in the General Description ("The serial output function is no longer available after date code 0120") and confirmed in the Digital Output Data section.
How does AD1380KD handle analog input range selection?
The AD1380KD supports five analog input ranges (±2.5 V, ±5 V, ±10 V, 0–5 V, 0–10 V) through external pin connections - specifically Pins 4 (BIPOLAR), 6 (+10 V SPAN), 7 (+20 V SPAN), and 31 (S/H IN) - as detailed in Table 3 and Figure 8 of the datasheet. No external op-amps or resistor networks are required; range selection is achieved by strapping these pins to appropriate supply or ground references.
AD1380KD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-CDIP (0.910", 23.12mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 50k
- Number of Inputs:
- 16
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- ±14.5V ~ 15.5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 32-BBDIP-H
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
AD1380KD FAQ
1.How can I place an order for AD1380KD through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1380KD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1380KD reliable?
The price and inventory of AD1380KD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1380KD is usually 5 days.
3.What payment methods are accepted for AD1380KD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1380KD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1380KD?
AD1380KD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1380KD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1380KD?
For technical support, including AD1380KD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1380KD requirements.
6.How does Aetrix verify that AD1380KD is sourced from the original manufacturer or authorized distributors?
All AD1380KD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1380KD meets industry standards.
7.What is the process for return or replacement of AD1380KD?
All AD1380KD units undergo pre-shipment inspection (PSI). If there is an issue with AD1380KD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1380KD part is unused and in its original packaging.
Return procedure for AD1380KD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1380KD Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
