My Inquiry
My Account
Analog Devices Inc. AD1671JP-REEL
- Part No.:
- AD1671JP-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
AD1671JP-REEL.pdf
- Description:
- IC ADC SNGL 12BIT 28PLCC T/R
- Quantity:
- Payment:
- Shipping:
Inventory:10,414
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1671JP-REEL from Analog Devices is a monolithic 12-bit, 1.25 MSPS analog-to-digital converter with integrated sample-and-hold amplifier and 2.5 V voltage reference. It delivers 70 dB SNR at 100 kHz input, guarantees no missing codes over 0°C to +70°C, and supports pin-configurable ±5 V / 0 V to +5 V input ranges for high-speed data acquisition in instrumentation and communications systems.
For engineers reviewing the AD1671JP-REEL datasheet, AD1671JP-REEL pinout, AD1671JP-REEL application, or AD1671JP-REEL equivalent, this page provides verified technical context, real-world timing behavior, confirmed input range configuration options, and validated alternative parts for precision sampling system design.
Technical Context
The AD1671JP-REEL employs a subranging flash architecture with four internal conversion stages: two 3-bit flash ADCs followed by coarse and fine 4-bit flash sections, all coordinated by an on-chip timing generator. Digital error correction compensates for residue errors from early-stage DACs, enabling 12-bit accuracy without missing codes.
Its front-end SHA settles in <15 ns aperture delay with only 20 ps jitter, supporting Nyquist-rate sampling up to 1.25 MSPS. Input range selection (±5 V, 0 V to +5 V, ±2.5 V, or 0 V to +2.5 V) is controlled via BPO/UPO, AIN1, AIN2, and SHA OUT pin strapping - no external logic required.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - full-scale quantization with guaranteed no missing codes across operating temperature. |
| Conversion Time | 800 ns - defines minimum inter-conversion interval for 1.25 MSPS throughput. |
| SNR + Distortion | 70 dB at fIN = 100 kHz - sets usable dynamic range for medium-bandwidth signal digitization. |
| Input Ranges | ±5 V, 0 V to +5 V, ±2.5 V, or 0 V to +2.5 V - selected by external pin connections, not software. |
| Reference | Internal 2.5 V ±1% (2.475–2.525 V) - provides stable reference for both conversion and system-level use. |
| Power Dissipation | 570 mW typical - enables high-speed sampling without forced-air cooling in compact layouts. |
| Output Format | Twos complement or offset binary - selectable via BPO/UPO pin state during power-up. |
Pinout & Package
AD1671JP-REEL is housed in a 28-pin plastic leaded chip carrier (PLCC) package (P-28A), with gull-wing leads and body size 11.43 mm × 11.43 mm. Pin 1 is marked by corner notch; pin numbering proceeds counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN1, AIN2 (22, 23) | Analog Inputs | Differential or single-ended analog signal entry points; pin-strapped with BPO/UPO and SHA OUT to select input range and polarity mode. |
| BPO/UPO (26) | Mode Configuration | Defines unipolar/bipolar operation and output coding format (twos complement vs. offset binary) at power-up. |
| ENCODE (17) | Conversion Trigger | Rising-edge–sensitive control input; initiates SHA sampling and full conversion cycle. |
| DAV (16) | Data Valid Strobe | Rising edge indicates new 12-bit data ready; falling edge latches previous conversion result. |
| OTR (15) | Out-of-Range Flag | Active-HIGH signal indicating input voltage exceeds selected full-scale range by ≥½ LSB. |
| BIT 1–12 (13, 12–3, 2) | Parallel Data Outputs | 12-bit parallel CMOS outputs; BIT 1 = MSB, BIT 12 = LSB; MSB (14) is inverted for twos complement format. |
| REF OUT (21), REF IN (24) | Reference Interface | REF OUT supplies internal 2.5 V reference; REF IN accepts external 2.5 V source for improved dc accuracy. |
| VCC (28), VEE (1), VLOGIC (18) | Power Supplies | VCC = +5 V analog, VEE = –5 V analog, VLOGIC = +5 V digital - separate rails minimize supply coupling. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip Sample-and-Hold Amplifier | 15 ns aperture delay and 20 ps jitter enable accurate sampling of signals up to 12 MHz small-signal bandwidth. |
| Pin-Configurable Input Ranges | No external resistors or switches needed - four ranges (±5 V, 0–5 V, ±2.5 V, 0–2.5 V) set via AIN/SHA OUT/BPO/UPO wiring. |
| Digital Error Correction Logic | Compensates for nonlinearity in first-stage 3-bit flash converters, ensuring monotonic 12-bit transfer function. |
| Out-of-Range Detection | Hardware OTR flag (Pin 15) asserts HIGH on overrange, usable with MSB to distinguish high/low saturation. |
| Monolithic Bipolar/CMOS Process | Analog Devices' ABCMOS-1 integrates high-speed bipolar linear circuits and low-power CMOS logic on one die. |
Applications
| High-Speed Instrumentation | Digital Communications Receiver |
|---|---|
Use Scenario: Digitizing fast transient waveforms in oscilloscopes and automated test equipment with >1 MSPS sampling. IC Role / Device Role / Timing Role: Primary ADC capturing analog front-end signals with minimal latency and deterministic ENCODE-to-DAV timing. Use Value: 800 ns conversion time and 1.25 MSPS throughput support real-time waveform reconstruction without interpolation gaps. |
Use Scenario: Baseband I/Q sampling in broadband modems and software-defined radios operating up to 100 kHz IF. IC Role / Device Role / Timing Role: Dual-channel (time-interleaved) ADC front-end providing synchronized samples for digital demodulation. Use Value: 70 dB SNR + distortion and <20 ps aperture jitter preserve EVM and constellation fidelity in QAM-64 systems. |
| Industrial Process Monitoring | Medical Ultrasound Beamforming |
Use Scenario: Continuous monitoring of sensor outputs (e.g., strain gauges, RTDs) requiring stable dc accuracy and noise immunity. IC Role / Device Role / Timing Role: Precision ADC with internal 2.5 V reference and ±2.5 V bipolar input range for differential sensor interfaces. Use Value: ±10 LSB bipolar zero error and ±25 ppm/°C tempco ensure calibrated readings across 0°C to +70°C ambient. |
Use Scenario: Channel digitization in portable ultrasound systems where size, power, and timing determinism are critical. IC Role / Device Role / Timing Role: Low-latency ADC feeding FPGA-based beamformer with strict channel-to-channel skew requirements. Use Value: DAV strobe edge provides hardware-synchronized latch timing; 570 mW dissipation allows fanless handheld thermal design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 12-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9220ARZ | 12-bit, 10 MSPS; uses pipeline architecture; requires external reference and clock driver; no on-chip SHA. | Better suited for continuous high-throughput streaming; lacks integrated SHA for burst-mode sampling. | Select when system clock >5 MHz and external reference stability is tightly controlled. |
| MAX1186ECM+ | 12-bit, 1.5 MSPS; internal reference only (no REF IN); single-supply (+3 V) operation; no bipolar input support. | Targeted at battery-powered portable instruments; limited to unipolar 0–3 V inputs. | Select for low-voltage, space-constrained designs where ±5 V rails are unavailable. |
Compared with AD1671JP-REEL, AD9220ARZ offers higher speed but demands more board-level support circuitry, while MAX1186ECM+ reduces supply complexity at the cost of input flexibility and dc accuracy - AD1671JP-REEL remains optimal for mixed-signal systems needing integrated SHA, dual-rail analog supplies, and configurable bipolar/unipolar operation.
Availability
AD1671JP-REEL is available at Aetrix Electronics and suitable for high-speed instrumentation, digital communications receivers, and industrial process monitoring requiring stable component supply across extended production lifecycles.
Supply support for AD1671JP-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD1671 belongs to Analog Devices' high-speed precision ADC product line, designed specifically for applications demanding monolithic integration of SHA, reference, and conversion logic in a single 28-pin package for reduced system footprint and timing uncertainty.
FAQ
What is the maximum sampling rate supported by the AD1671JP-REEL?
The AD1671JP-REEL supports a maximum throughput rate of 1.25 MSPS, corresponding to a minimum conversion time of 800 ns. This rate is achievable under specified conditions: VCC = +5 V ±5%, VEE = –5 V ±5%, VLOGIC = +5 V ±10%, and fIN ≤ 100 kHz. At higher input frequencies, SNR degrades due to aperture jitter and SHA limitations, but the device maintains functional operation up to its full-power bandwidth of 2 MHz.
Does the AD1671JP-REEL require an external reference voltage?
No, the AD1671JP-REEL includes an internal 2.5 V reference (REF OUT, Pin 21) with ±1% initial accuracy (2.475–2.525 V) and ±25 ppm/°C temperature coefficient. However, REF IN (Pin 24) allows connection of a precision external 2.5 V reference to improve dc accuracy and reduce drift - especially valuable in metrology-grade applications where gain error must stay below ±0.1% FSR.
How is the input voltage range selected on the AD1671JP-REEL?
The AD1671JP-REEL supports four input ranges - ±5 V, 0 V to +5 V, ±2.5 V, and 0 V to +2.5 V - selected solely by external pin strapping. For example, connecting AIN1 to AIN2 configures ±2.5 V or 0 V to +2.5 V range; connecting either AIN1 or AIN2 to ACOM selects ±5 V or 0 V to +5 V range. BPO/UPO (Pin 26) and SHA OUT (Pin 25) determine polarity and unipolar/bipolar mode - no register writes or timing sequences are involved.
What does the OTR (Out-of-Range) output indicate on the AD1671JP-REEL?
The OTR pin (Pin 15) is an active-HIGH flag that asserts when the analog input voltage exceeds the selected full-scale range by ≥½ LSB. When OTR is HIGH and MSB = 1, the input is above positive full scale; when OTR is HIGH and MSB = 0, the input is below negative full scale. OTR remains asserted until the next valid conversion completes with input within range - making it useful for automatic gain control or fault detection in closed-loop systems.
Is the AD1671JP-REEL compatible with standard CMOS logic families?
Yes, the AD1671JP-REEL's digital outputs (BIT 1–12, DAV, OTR, MSB) are fully compatible with TTL- and CMOS-level logic. VOH ≥ 2.4 V at IOH = 0.5 mA and VOL ≤ 0.4 V at IOL = 1.6 mA meet 74HC, 74AC, and 74AHC family thresholds. The recommended latch interface is 74HC574, which satisfies the AD1671JP-REEL's tDD (1–75 ns) and tSS (2–75 ns) setup/hold timing requirements when driven by DAV.
AD1671JP-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-LCC (J-Lead)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.25M
- Number of Inputs:
- -
- Input Type:
- -
- Data Interface:
- Parallel
- Configuration:
- -
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 2
- Architecture:
- -
- Reference Type:
- -
- Voltage - Supply, Analog:
- -
- Voltage - Supply, Digital:
- -
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD1671JP-REEL FAQ
1.How can I place an order for AD1671JP-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1671JP-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1671JP-REEL reliable?
The price and inventory of AD1671JP-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1671JP-REEL is usually 5 days.
3.What payment methods are accepted for AD1671JP-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1671JP-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1671JP-REEL?
AD1671JP-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1671JP-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1671JP-REEL?
For technical support, including AD1671JP-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1671JP-REEL requirements.
6.How does Aetrix verify that AD1671JP-REEL is sourced from the original manufacturer or authorized distributors?
All AD1671JP-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1671JP-REEL meets industry standards.
7.What is the process for return or replacement of AD1671JP-REEL?
All AD1671JP-REEL units undergo pre-shipment inspection (PSI). If there is an issue with AD1671JP-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1671JP-REEL part is unused and in its original packaging.
Return procedure for AD1671JP-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1671JP-REEL Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
