My Inquiry
My Account
Analog Devices Inc. AD1674KR
- Part No.:
- AD1674KR
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
AD1674KR.pdf
- Description:
- IC ADC 12BIT SAR 28SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,858
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1674KR from Analog Devices is a complete monolithic 12-bit, 100 kSPS analog-to-digital converter with integrated sample-and-hold amplifier (SHA), on-chip 10 V reference, and three-state parallel digital interface. It supports unipolar (0 V–10 V, 0 V–20 V) and bipolar (±5 V, ±10 V) input ranges, operates on ±12 V/±15 V analog and +5 V logic supplies, and delivers ±1/2 LSB integral nonlinearity at 0°C to +70°C. It is used in precision data acquisition systems requiring high DC accuracy and verified AC performance.
For engineers reviewing the AD1674KR datasheet, AD1674KR pinout, AD1674KR application, or AD1674KR equivalent, this page provides confirmed technical identity, validated pin functions, real-world timing behavior (9–10 µs 12-bit conversion), calibrated input range support, and verified alternatives for industrial signal conditioning and test equipment design.
Technical Context
The AD1674KR implements a successive approximation register (SAR) architecture with an integrated SHA that supports full Nyquist bandwidth operation up to 500 kHz linear bandwidth and 1 MHz full-power bandwidth. Its internal 12-bit DAC uses weighted current sources and 5 kΩ scaling resistors to maintain 1 mA full-scale current across both 10 V and 20 V input spans.
It features dual-mode digital control: full-control mode (using CE, CS, R/C, 12/8, A0) for multiplexed microprocessor buses, and stand-alone mode (R/C edge-triggered, CE/12/8 tied HIGH) for dedicated acquisition channels. The SHA acquisition time is 1 µs, aperture jitter is 250 ps, and STS status output provides precise end-of-conversion signaling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit - delivers 4096 discrete output codes with no missing codes guaranteed. |
| Conversion Rate | 100 kSPS - fixed 10 µs per 12-bit conversion cycle, enabling real-time sampling of signals up to 50 kHz Nyquist bandwidth. |
| INL / DNL | ±1/2 LSB / No Missing Codes - ensures monotonicity and ≤0.012% full-scale linearity error for precision measurement. |
| S/(N+D) Ratio | 70 dB - measured at 10 kHz input, supporting ≥11.6 effective bits in dynamic applications. |
| Input Ranges | ±5 V, ±10 V, 0–10 V, 0–20 V - selectable via external resistor connections (BIP OFF, REF IN), no external scaling required. |
| Reference | Internal 10.0 V ±0.1 V - laser-trimmed, buffered output (REF OUT) capable of sourcing 2.0 mA for external circuitry. |
| Supply Voltages | +5 V (VLOGIC), ±12 V or ±15 V (VCC/VEE) - separate analog/digital rails minimize noise coupling in mixed-signal systems. |
Pinout & Package
AD1674KR is housed in a 28-lead plastic SOIC (R-28) package, 0.300-inch wide body, with standard 0.050-inch lead pitch and gull-wing leads. Pin numbering follows industry-standard DIP/SOIC orientation (Pin 1 at top-left corner, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VLOGIC (Pin 1) | Digital power supply input | +4.5 V to +5.5 V logic rail; powers internal registers, buffers, and control logic independently from analog supplies. |
| 12/8 (Pin 2) | Digital input | Selects output format: HIGH = 12-bit parallel word; LOW = two 8-bit nibbles (MSB first, then LSB+zeros). |
| CS (Pin 3) | Digital input | Active-low chip select; must be LOW with CE HIGH to initiate convert or read operations in full-control mode. |
| A0 (Pin 4) | Digital input | Byte address control: LOW during convert start → 12-bit cycle; HIGH → 8-bit cycle; during read → selects MSB or LSB nibble. |
| R/C (Pin 5) | Digital input | Read/Convert control: LOW = start conversion; HIGH = enable output buffers; edge-triggered in stand-alone mode. |
| CE (Pin 6) | Digital input | Active-high chip enable; initiates operation when CS is LOW and R/C state defines function (convert vs. read). |
| VCC (Pin 7) | Analog power supply input | +11.4 V to +16.5 V positive analog rail; powers SHA, comparator, DAC, and reference circuitry. |
| REF OUT (Pin 8) | Analog output | +10.0 V ±0.1 V reference source; drives external circuits (e.g., REF IN via 50 Ω) and requires buffering for ±12 V operation. |
| AGND (Pin 9) | Analog ground | Common return for analog inputs, reference, and analog supplies; must be isolated from DGND except at single point. |
| REF IN (Pin 10) | Analog input | Reference feedback node; connected to REF OUT via 50 Ω resistor for calibration and full-scale accuracy. |
| VEE (Pin 11) | Analog power supply input | –16.5 V to –11.4 V negative analog rail; critical for bipolar input range integrity and SHA headroom. |
| BIP OFF (Pin 12) | Analog input | Bipolar offset adjustment node; tied to REF OUT via 50 Ω for ±5 V/±10 V modes, or to AGND for unipolar operation. |
| 10 VIN (Pin 13) | Analog input | 10 V span input: accepts 0–10 V (unipolar) or ±5 V (bipolar); left open in 20 V span configurations. |
| 20 VIN (Pin 14) | Analog input | 20 V span input: accepts 0–20 V (unipolar) or ±10 V (bipolar); left open in 10 V span configurations. |
| DGND (Pin 15) | Digital ground | Return path for VLOGIC and digital I/O; must be separated from AGND to prevent digital noise injection into analog section. |
| DB0–DB3 (Pins 16–19) | Digital output | LSB nibble (bits 0–3); enabled only when A0 = HIGH and 12/8 = LOW in 8-bit read mode. |
| DB4–DB7 (Pins 20–23) | Digital output | Middle nibble (bits 4–7); enabled when A0 = LOW (MSB) or A0 = HIGH (zero-padded LSB) depending on 12/8 state. |
| DB8–DB11 (Pins 24–27) | Digital output | MSB nibble (bits 8–11); always active in 12-bit mode; driven during 8-bit reads only when A0 = LOW. |
| STS (Pin 28) | Digital output | Status flag: HIGH during conversion, LOW when data is valid and ready for read; delays 0.6–1.2 µs after data validity. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Sample-and-Hold Amplifier | Supports full Nyquist bandwidth (500 kHz linear, 1 MHz full-power); acquisition time 1 µs, aperture jitter 250 ps - eliminates need for external SHA in most DAQ designs. |
| Factory-Calibrated Input Ranges | Four laser-trimmed ranges (±5 V, ±10 V, 0–10 V, 0–20 V) implemented via internal scaling resistors - no external dividers or gain stages required. |
| Flexible Microprocessor Interface | Three-state parallel outputs with dual-format selection (12-bit word or two 8-bit bytes) and byte-addressable read - enables direct connection to 8-bit or 16-bit buses without glue logic. |
| AC + DC Performance Guarantee | Specified S/(N+D) = 70 dB, THD = –90 dB, IMD < –90 dB, plus DC parameters (INL, offset, full-scale) - validated for both signal processing and precision DC measurement. |
| Industry-Standard Pin Compatibility | Pins match AD574A/AD674A footprint and signal mapping - allows drop-in replacement in legacy designs with added sampling capability and faster conversion. |
Applications
| Industrial Data Acquisition | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: High-accuracy voltage monitoring of motor drive feedback signals, temperature sensor outputs, and power supply rails in factory-floor PLCs and distributed I/O modules. IC Role / Device Role / Timing Role: Primary ADC performing synchronized 100 kSPS sampling with 12-bit resolution and ±1/2 LSB INL to capture transient events and steady-state values without post-calibration. Use Value: Eliminates external op-amp conditioning and reference buffers; 0–20 V unipolar range directly interfaces with 4–20 mA loop receivers using simple resistor conversion. |
Use Scenario: Digitizing stimulus-response waveforms in benchtop multimeters, LCR meters, and semiconductor parametric testers where repeatability and traceable accuracy are mandatory. IC Role / Device Role / Timing Role: Stand-alone mode operation with R/C edge triggering provides low-jitter sampling (250 ps aperture jitter), enabling repeatable FFT-based dynamic parameter extraction (S/(N+D), THD). Use Value: Internal 10 V reference and calibrated input scaling ensure measurement consistency across units; no system-level reference calibration needed during production test. |
| Medical Instrumentation | Avionics Signal Conditioning |
Use Scenario: Biopotential signal digitization in ECG/EEG front-ends where low noise, low distortion, and DC stability over temperature are critical for diagnostic fidelity. IC Role / Device Role / Timing Role: Bipolar ±5 V input range captures differential bio-signals with 12-bit resolution; on-chip SHA holds signal during conversion to prevent aliasing of high-frequency interference. Use Value: ±1/2 LSB INL and <±2 LSB temperature drift (0°C to +70°C) ensure baseline stability across clinical operating environments without recalibration. |
Use Scenario: Sensor interface in flight control computers digitizing pressure transducer outputs, inertial measurement unit (IMU) analog outputs, and fuel level sensors in commercial aircraft subsystems. IC Role / Device Role / Timing Role: Operates on ±15 V supplies compatible with legacy avionics power architecture; STS output synchronizes data capture with system timing bus for deterministic latency. Use Value: MIL-STD-883 qualified variants available; AD1674KR's plastic SOIC meets DO-160 environmental stress requirements when mounted with conformal coating and thermal management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD1674JR | Same SOIC package and 0°C to +70°C grade, but ±1 LSB INL (vs. ±1/2 LSB for AD1674KR) and 69 dB S/(N+D). | Lower-cost option for non-critical measurements where 12-bit monotonicity suffices but sub-LSB linearity is not required. | Select AD1674JR when budget constraints outweigh need for highest DC accuracy; identical pinout and timing allow board reuse. |
| AD7892BR | 12-bit, 100 kSPS SAR ADC in 28-lead SOIC, but uses external reference, lacks integrated SHA, and specifies ±1 LSB INL with 68 dB S/(N+D). | Requires external SHA and reference circuitry; better suited for space-constrained designs where analog signal chain is already optimized externally. | Choose AD7892BR only if existing design already includes high-performance external SHA and reference; AD1674KR reduces BOM count by 3–5 components. |
Compared with AD1674JR and AD7892BR, the AD1674KR delivers superior DC accuracy (±1/2 LSB INL) and dynamic performance (70 dB S/(N+D)) within the same SOIC footprint, while integrating both SHA and reference - reducing system complexity, layout area, and calibration effort in new precision DAQ designs.
Availability
AD1674KR is available at Aetrix Electronics and suitable for industrial data acquisition, automated test equipment, and medical instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for AD1674KR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD1674 product line was designed for precision, self-contained data acquisition in industrial, test, and instrumentation systems - delivering monolithic integration of SHA, reference, and interface logic to replace multi-chip solutions with verified AC/DC specifications.
FAQ
What is the maximum sampling rate supported by the AD1674KR?
The AD1674KR supports a guaranteed 100 kSPS (10 µs per conversion) for full 12-bit cycles. Its minimum conversion time is 9 µs for the K-grade at 0°C to +70°C, and it maintains this rate across all specified input ranges and supply conditions. This enables reliable capture of signals up to 50 kHz Nyquist bandwidth without undersampling.
Does the AD1674KR require an external reference voltage?
No, the AD1674KR does not require an external reference. It integrates a precision 10.0 V ±0.1 V reference with buffered REF OUT pin capable of sourcing 2.0 mA. REF IN is internally connected to REF OUT via a 50 Ω resistor for calibration; external reference use voids factory calibration and degrades full-scale accuracy.
How does the AD1674KR handle bipolar versus unipolar input configurations?
The AD1674KR supports both modes via the BIP OFF pin: connect BIP OFF to REF OUT through 50 Ω for ±5 V or ±10 V bipolar operation; tie BIP OFF to AGND for 0–10 V or 0–20 V unipolar operation. Input selection is hardware-defined - 10 VIN used for 10 V spans, 20 VIN for 20 V spans - with no software configuration required.
Can the AD1674KR interface directly with an 8-bit microprocessor bus?
Yes, the AD1674KR supports direct 8-bit bus interfacing using its 12/8 and A0 pins. With 12/8 LOW, it outputs two 8-bit nibbles: A0 LOW enables DB11–DB4 (MSB byte), A0 HIGH enables DB3–DB0 (LSB byte padded with four zeros). This eliminates external latches or shift registers in 8-bit system designs.
What is the purpose of the STS pin on the AD1674KR?
The STS (Status) pin on the AD1674KR is an active-high open-collector output indicating conversion progress: STS goes HIGH at conversion start and returns LOW 0.6–1.2 µs after data becomes valid. It enables precise hardware handshaking with microprocessors or FPGAs, eliminating polling delays and ensuring deterministic read timing in real-time systems.
AD1674KR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 100k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±11.4V ~ 16.5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD1674KR FAQ
1.How can I place an order for AD1674KR through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1674KR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1674KR reliable?
The price and inventory of AD1674KR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1674KR is usually 5 days.
3.What payment methods are accepted for AD1674KR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1674KR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1674KR?
AD1674KR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1674KR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1674KR?
For technical support, including AD1674KR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1674KR requirements.
6.How does Aetrix verify that AD1674KR is sourced from the original manufacturer or authorized distributors?
All AD1674KR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1674KR meets industry standards.
7.What is the process for return or replacement of AD1674KR?
All AD1674KR units undergo pre-shipment inspection (PSI). If there is an issue with AD1674KR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1674KR part is unused and in its original packaging.
Return procedure for AD1674KR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1674KR Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
