Analog Devices Inc. AD1835AAS
- Part No.:
- AD1835AAS
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 52-QFP
- Datasheet:
-
AD1835AAS.pdf
- Description:
- IC CODEC 2ADC/8DAC 24BIT 52-MQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1835AAS from Analog Devices is a high-performance, single-chip audio codec integrating one stereo 24-bit ADC and four stereo 24-bit DACs (8 total channels), supporting up to 96 kHz sample rates (192 kHz on DAC1), with differential analog I/O, on-chip 2.25 V reference, and SPI-compatible control interface - deployed in multichannel home theater audio systems requiring low THD+N and high dynamic range.
For engineers reviewing the AD1835AAS datasheet, AD1835AAS pinout, AD1835AAS application, or AD1835AAS equivalent, key selection considerations include its 52-lead MQFP package, dual-supply 5 V analog/digital operation with 3.3 V-tolerant digital interface, TDM256/512 mode support for 8-in/8-out interfacing, and differential output architecture enabling >105 dB SNR in real-world audio signal chains.
Technical Context
The AD1835AAS implements sigma-delta modulation with patented multibit architecture for both ADC and DAC sections: ADC uses 128× oversampling at 48 kHz (64× at 96 kHz) with 120 dB stop-band attenuation decimation filters; DAC employs programmable interpolation (2×/4×/8×) supporting 48/96/192 kHz rates and data-directed scrambling to minimize jitter sensitivity.
Its serial interface supports I²S, left/right-justified, DSP, and packed TDM modes - including TDM256/TDM512 for 8-channel I/O via a single SHARC SPORT - while the SPI control port enables per-channel 1024-step volume control, clickless mute, and digital de-emphasis configuration without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 24-bit - Enables >105 dB A-weighted dynamic range for high-fidelity recording paths. |
| DAC Resolution | 24-bit - Delivers 108 dB A-weighted dynamic range and –95 dB THD+N for premium playback fidelity. |
| Max Sample Rate | 96 kHz (ADC & 7 DACs); 192 kHz (DAC1 only) - Supports high-resolution audio formats and oversampled processing. |
| Analog I/O Type | Fully differential inputs/outputs - Reduces common-mode noise and improves PSRR (>70 dB) in noisy PCB environments. |
| Volume Control | 1024-step linear scale per channel - Allows precise gain matching across 8 DAC channels in multi-zone audio systems. |
| Digital Interface | Configurable TDM256/TDM512, I²S, DSP, LJ/RJ modes - Enables glueless connection to SHARC DSPs and AES/EBU receivers. |
| Reference Voltage | 2.25 V internal VREF (FILTR pin) - Provides stable bias for external op-amp filtering and eliminates need for external reference IC. |
Pinout & Package
AD1835AAS is housed in a 52-lead MQFP (S-52-1) package with exposed thermal pad; pin functions are validated per Analog Devices AD1835A Rev. A datasheet (pp. 7–8).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTLP1–OUTRP4 | Differential DAC analog outputs (8 channels) | Each pair delivers ±1.4 V swing around 2.25 V common-mode; requires external third-order LPF for anti-aliasing and diff-to-SE conversion. |
| ADCLP/ADCLN, ADCRP/ADCRN | Differential ADC analog inputs (stereo) | ±2.828 V full-scale differential range; 4 kΩ input impedance enables direct connection to transformer-coupled or op-amp buffered sources. |
| MCLK, PD/RST, DSDATA1–4, ASDATA | Master clock, power-down, DAC/ADC serial data | MCLK must be ≤12.288 MHz (256×fs); PD/RST asserts hardware reset and powers down all analog sections to <280 mW total dissipation. |
| DLRCLK/DBCLK, ALRCLK/ABCLK | DAC/ADC LR and bit clocks | Configurable as master or slave via M/S pin; supports synchronous timing for multi-device audio routing in AV receivers. |
| CIN/CCLK/CLATCH/COUT | SPI-compatible control port | 16-bit command interface operating up to 12.5 MHz; enables register-level control of volume, mute, de-emphasis, and filter settings independent of audio data streams. |
Key Features
| Feature | Design Value |
|---|---|
| Data-directed scrambling DACs | Reduces jitter-induced distortion by minimizing sensitivity to clock edge uncertainty - critical for consumer-grade crystal oscillators. |
| On-chip 2.25 V reference (FILTR) | Eliminates external reference IC; provides stable bias for external op-amps and ensures consistent common-mode voltage across all analog I/O pins. |
| Clickless software mute | Prevents pop/click artifacts during channel muting in automotive head units and home theater preamps via zero-crossing detection and ramped attenuation. |
| TDM256/TDM512 interface mode | Enables 8-in/8-out audio routing over a single serial data line - reduces PCB trace count and simplifies interconnection with SHARC® DSPs. |
| Dual supply architecture (AVDD/DVDD/ODVDD) | Allows 5 V analog section for SNR optimization while interfacing to 3.3 V digital controllers - avoids level-shifter components in mixed-voltage designs. |
Applications
| DVD Audio/Video Players | Home Theater Systems |
|---|---|
Use Scenario: Decoding multi-channel PCM and Dolby Digital bitstreams for discrete 5.1/7.1 playback. IC Role / Device Role / Timing Role: Primary audio codec handling simultaneous DAC playback (8 channels) and ADC monitoring (stereo loopback). Use Value: Differential outputs suppress ground-loop noise across long interconnects to powered subwoofers and satellite speakers. | Use Scenario: Front-panel audio monitoring, microphone input for voice control, and multi-zone line-out distribution. IC Role / Device Role / Timing Role: ADC captures front-panel mic; DACs drive zone amplifiers with independent volume control per room. Use Value: 1024-step per-channel volume enables precise loudness matching across zones without external DACs or PGA chips. |
| Automotive Audio Systems | Audio/Visual Receivers |
Use Scenario: Head unit integration with digital signal processing, Bluetooth audio streaming, and cabin noise cancellation feedback. IC Role / Device Role / Timing Role: ADC acquires cabin mic signals; DACs feed amplifier stages with de-emphasis for CD playback compatibility. Use Value: –100 dB mute attenuation prevents turn-on thumps during ignition sequence; industrial temp range (–40°C to +85°C) ensures reliability under hood conditions. | Use Scenario: High-end AV receiver supporting HDMI audio passthrough, multi-room streaming, and legacy analog source digitization. IC Role / Device Role / Timing Role: ADC digitizes phono/line inputs; DACs reconstruct HDMI audio streams with 192 kHz capability on front L/R channels. Use Value: TDM512 mode allows single SHARC SPORT to manage all 8 analog I/O channels - reducing FPGA I/O resource usage and BOM cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4118VN | 4-channel DAC + 2-channel ADC; supports 192 kHz on all DACs; no TDM512 mode; 48-lead QFP. | Better suited for compact 4.0/4.1 systems; lacks 8-channel TDM scalability for 7.1+ receivers. | Choose AK4118VN when board space is constrained and full 8-channel TDM is unnecessary. |
| CS4384-KQZ | Octal DAC only (no ADC); 192 kHz native; 64-lead LQFP; requires external ADC for bidirectional audio. | Targeted at playback-only systems (e.g., high-end DAC boxes); adds system complexity if ADC functionality is needed. | Choose CS4384-KQZ only when ADC is implemented separately and maximum DAC SNR (120 dB) is prioritized over integration. |
Compared with AK4118VN and CS4384-KQZ, the AD1835AAS uniquely combines 8-channel DAC + stereo ADC in one 52-lead MQFP with TDM512 support - enabling full 7.1 audio I/O with minimal external components and no FPGA glue logic.
Availability
AD1835AAS is available at Aetrix Electronics and suitable for DVD players, home theater receivers, and automotive infotainment systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD1835AAS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD1835AAS belongs to Analog Devices' professional audio codec product line, designed specifically for multichannel consumer and automotive audio systems demanding low-noise, high-SNR, and flexible digital interface scalability.
FAQ
What is the maximum supported sample rate for the ADC section of the AD1835AAS?
The AD1835AAS ADC supports a maximum sample rate of 96 kHz, achieved using a 64× oversampling ratio with a 12.288 MHz MCLK. At this rate, the decimation filter provides 120 dB stop-band attenuation and 43.54 kHz pass band. The ADC does not support 192 kHz operation - that capability is exclusive to DAC1 per the AD1835AAS datasheet specifications.
Does the AD1835AAS require an external voltage reference?
No, the AD1835AAS integrates a precision 2.25 V internal voltage reference accessible via the FILTR pin. This reference is used for ADC/DAC biasing and can also drive external op-amps; it must be bypassed with a parallel 10 µF/100 nF capacitor network placed close to the pin. No external reference IC is needed for standard operation.
Can the AD1835AAS operate with a 3.3 V digital supply?
The AD1835AAS digital I/O interface is 3.3 V tolerant via the ODVDD pin, which accepts 3.0 V to DVDD (5.0 V). While AVDD and DVDD require 5 V, ODVDD may be set to 3.3 V to directly interface with 3.3 V DSPs or microcontrollers - eliminating level shifters. This is explicitly supported in the AD1835AAS datasheet under "5 V Stereo Audio System with 3.3 V Tolerant Digital Interface".
How many independent volume controls does the AD1835AAS provide?
The AD1835AAS provides eight independent 1024-step linear volume controls - one per DAC channel (four stereo pairs). Each control offers 60 dB attenuation range and 0.098% step resolution. Volume settings are configured via SPI writes to dedicated DAC control registers and persist across mute events but reset on PD/RST assertion.
Is the AD1835AAS pin-compatible with the AD1835AASZ or AD1835AAS-REEL variants?
Yes - AD1835AAS, AD1835AASZ, AD1835AAS-REEL, and AD1835AASZ-REEL share identical 52-lead MQFP (S-52-1) packaging, pinout, electrical specifications, and thermal characteristics. The suffixes denote Pb-free finish (Z) and tape-and-reel packaging (-REEL); all variants are functionally and mechanically interchangeable in PCB layout.
AD1835AAS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-QFP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 8
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 105 / 108
- Dynamic Range, ADCs / DACs (db) Typ:
- 105 / 108
- Voltage - Supply, Analog:
- 4.5V ~ 5.5V
- Voltage - Supply, Digital:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-MQFP (10x10)
AD1835AAS FAQ
1.How can I place an order for AD1835AAS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1835AAS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1835AAS reliable?
The price and inventory of AD1835AAS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1835AAS is usually 5 days.
3.What payment methods are accepted for AD1835AAS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1835AAS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1835AAS?
AD1835AAS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1835AAS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1835AAS?
For technical support, including AD1835AAS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1835AAS requirements.
6.How does Aetrix verify that AD1835AAS is sourced from the original manufacturer or authorized distributors?
All AD1835AAS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1835AAS meets industry standards.
7.What is the process for return or replacement of AD1835AAS?
All AD1835AAS units undergo pre-shipment inspection (PSI). If there is an issue with AD1835AAS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1835AAS part is unused and in its original packaging.
Return procedure for AD1835AAS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1835AAS Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas Electronics Corporation

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas Electronics Corporation

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

