Analog Devices Inc. AD1835AS
- Part No.:
- AD1835AS
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 52-QFP
- Datasheet:
-
AD1835AS.pdf
- Description:
- IC CODEC 2ADC/8DAC 24 BIT 52MQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,208
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1835AS from Analog Devices is a 24-bit, 96 kHz stereo audio codec with four independent stereo DACs (8 channels) and one stereo ADC (2 channels), operating from dual 5 V analog/digital supplies and supporting 3.3 V–tolerant digital I/O. It delivers –95 dB THD+N and 108 dB DAC SNR, features on-chip 1024-step volume control per channel, and targets high-fidelity multichannel audio systems requiring precise differential analog I/O and flexible serial interface modes.
For engineers reviewing the AD1835AS datasheet, AD1835AS pinout, AD1835AS application, or AD1835AS equivalent, key selection considerations include its 52-lead MQFP package, support for I²S/right/left-justified/DSP/TDM serial formats, 192 kHz capability on DAC1 only, differential output architecture, and industrial temperature range (–40°C to +85°C).
Technical Context
The AD1835AS integrates two 24-bit sigma-delta ADCs with decimation filters (120 dB stop-band attenuation, 48/96 kHz operation) and eight 24-bit sigma-delta DACs arranged as four stereo pairs, each with independent 1024-step linear volume control and clickless mute. Its digital architecture supports master/slave configuration via M/S pin and includes SPI-compatible control port for register programming and peak-level readback.
It employs multibit sigma-delta modulators with Analog Devices' patented differential linearity restoration, data-directed scrambling for jitter immunity, and on-chip 2.25 V reference routed to FILTR. The device accepts 24.576 MHz internal clock derived from external MCLK (scalable ×1, ×2, or ×2/3) and supports packed TDM mode for 8-in/8-out operation using a single SHARC SPORT interface.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 24-bit - Enables high dynamic range digitization of low-level audio signals without quantization noise floor elevation. |
| DAC Resolution | 24-bit - Supports 115 dB theoretical SNR, aligning with measured 108 dB A-weighted SNR performance. |
| Max Sample Rate (ADC) | 96 kHz - Allows full-bandwidth capture of high-resolution audio up to 48 kHz Nyquist, compliant with DVD-Audio standards. |
| Max Sample Rate (DAC) | 192 kHz on DAC1 only - Enables ultra-high-resolution playback on primary channel; other DACs limited to 96 kHz. |
| THD+N (ADC) | –95 dB - Measured at 1 kHz, –1 dBFS input, 20 Hz–20 kHz bandwidth; ensures minimal harmonic distortion in recording path. |
| THD+N (DAC) | –95 dB - Measured at 1 kHz, 0 dBFS input, 20 Hz–20 kHz bandwidth; preserves signal purity in playback path. |
| Dynamic Range (DAC) | 108 dB (A-weighted) - Reflects effective noise floor suppression in listening environments, critical for quiet passages. |
| Volume Control Steps | 1024 linear steps - Provides 0.098% step resolution and 60 dB total attenuation range for precise gain matching across channels. |
Pinout & Package
AD1835AS is housed in a 52-lead MQFP (S-52) package with exposed thermal pad, specified for industrial temperature range (–40°C to +85°C). Pin functions are validated per Analog Devices Rev. B datasheet, including dedicated differential analog I/O, dual serial data ports (ADC/DAC), SPI control interface, and configurable clock/mode pins.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTLP1/OUTLN1–OUTRP4/OUTRN4 | Differential DAC outputs (x8) | Eight fully differential analog outputs (4 stereo pairs); each pair swings ±1.4 V around 2.25 V common-mode for low noise and high PSRR. |
| ADCLP/ADCLN, ADCRP/ADCRN | Differential ADC inputs (x2) | Two stereo differential analog inputs with 4 kΩ input impedance and ±2.828 V full-scale range for balanced microphone/preamp interfacing. |
| DSDATA1–DSDATA4 | DAC serial data inputs | Four independent 24-bit serial data lanes for simultaneous feeding of all four DAC stereo pairs in non-packed mode. |
| ASDATA | ADC serial data output | Single serial output carrying interleaved left/right ADC data; format programmable (I²S, LJ, RJ, DSP). |
| DLRCLK/DBCLK, ALRCLK/ABCLK | DAC/ADC frame & bit clocks | Configurable as master (output) or slave (input) via M/S pin; enables glueless interface to DSPs, AES receivers, or sample rate converters. |
| CIN/CCLK/CLATCH/COUT | SPI-compatible control port | 16-bit command interface for register writes (volume, mute, filter, mode) and ADC peak level reads; asynchronous to audio clocks. |
| FILTD/FILTR | Filter capacitor connections | FILTD stabilizes DAC bias circuitry noise; FILTR routes internal 2.25 V reference-both require 10 µF/100 nF parallel bypassing. |
| MCLK, PD/RST | Master clock input & power-down/reset | MCLK drives internal 24.576 MHz IMCLK generator (scalable); PD/RST resets registers and initiates 20-LRCLK initialization sequence. |
Key Features
| Feature | Design Value |
|---|---|
| Differential analog I/O architecture | Reduces common-mode noise pickup by >60 dB compared to single-ended interfaces, critical for automotive and home theater EMI environments. |
| Data-directed scrambling DACs | Minimizes sensitivity to clock jitter-enables use with lower-cost oscillators while maintaining <–95 dB THD+N performance. |
| Flexible serial interface modes | Supports I²S, left/right-justified, DSP, TDM, and packed 256-frame modes-eliminates need for external protocol translators in SHARC-based designs. |
| On-chip 2.25 V voltage reference | Provides stable common-mode bias for all analog I/O pins and can drive external op-amps; current-limited to <50 µA for accuracy preservation. |
| Independent per-channel volume control | 1024-step linear attenuation (0.098% step size) enables precise channel balancing and loudness compensation without DSP overhead. |
| Clickless mute and soft power-down | Hardware-assisted muting avoids transient pops during real-time volume changes; soft power-down reduces supply current to 1–4.5 mA digitally. |
Applications
| DVD Audio/Video Players | Home Theater Systems |
|---|---|
Use Scenario: Playback of multi-channel Dolby Digital and DTS audio tracks with high-resolution PCM upconversion. IC Role / Device Role / Timing Role: Primary audio codec handling 8-channel DAC output (front/rear/center/LFE) and stereo ADC for microphone calibration. Use Value: 108 dB DAC SNR and differential outputs ensure clean, low-noise reproduction across all speaker channels without added filtering. |
Use Scenario: Integrated AV receiver processing HDMI audio return channel (ARC) and analog source inputs simultaneously. IC Role / Device Role / Timing Role: Dual-role codec performing ADC digitization of legacy analog sources and DAC conversion for powered speakers. Use Value: Independent 1024-step volume control per DAC channel enables precise speaker-level trimming without external attenuators. |
| Automotive Infotainment | Digital Audio Effects Processors |
Use Scenario: In-vehicle head unit supporting Bluetooth streaming, USB playback, and hands-free voice capture. IC Role / Device Role / Timing Role: Central audio hub managing 4 DACs for front/rear speakers and 2 ADCs for dual-mic beamforming array. Use Value: –40°C to +85°C rating and 5 V supply tolerance ensure reliable operation under automotive thermal and voltage transients. |
Use Scenario: Real-time reverb, chorus, and pitch-shift effects applied to live instrument inputs before recording. IC Role / Device Role / Timing Role: Low-latency ADC/DAC bridge between analog instruments and DSP engine, leveraging packed TDM mode for 8-in/8-out throughput. Use Value: 192 kHz DAC1 capability allows oversampling of effect algorithms while maintaining 96 kHz ADC fidelity for input monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4118VN | 24-bit, 192 kHz stereo ADC + 24-bit, 192 kHz stereo DAC; no multichannel DAC support; I²S-only interface; requires external reference. | Limited to 2-in/2-out configurations; lacks independent volume control and TDM packing; suited for compact stereo designs. | Select when only stereo I/O is needed and board space is constrained-no pin compatibility with AD1835AS. |
| CS42888-CQZ | 8-channel ADC + 8-channel DAC, 24-bit/192 kHz; integrated PLL; supports S/PDIF; higher power consumption (120 mA analog supply). | Targets professional audio interfaces; includes S/PDIF transceiver; lacks differential analog outputs and on-chip reference. | Choose for S/PDIF-equipped systems requiring full 192 kHz on all channels-requires PCB redesign due to different pinout and power profile. |
Compared with AK4118VN and CS42888-CQZ, the AD1835AS uniquely combines 8-channel DAC + 2-channel ADC in a single 52-pin MQFP with differential outputs, on-chip reference, and TDM packing-making it optimal for cost-sensitive, space-constrained multichannel consumer audio where 192 kHz is required only on primary DAC.
Availability
AD1835AS is available at Aetrix Electronics and suitable for DVD players, home theater receivers, and automotive infotainment systems requiring stable component supply, long-term industrial temperature support, and multichannel audio I/O integration.
Supply support for AD1835AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with over 50 years of innovation in precision signal chain solutions.
The AD1835AS belongs to Analog Devices' high-fidelity audio codec product line, designed specifically for multichannel consumer and automotive audio systems demanding low THD+N, wide dynamic range, and flexible digital interface compatibility.
FAQ
What is the maximum sample rate supported by the AD1835AS ADC?
The AD1835AS ADC supports a maximum sample rate of 96 kHz, as confirmed in the "SPECIFICATIONS" section (p.2) and "FUNCTIONAL OVERVIEW" (p.11). This applies to both stereo channels simultaneously. While DAC1 supports 192 kHz, the ADC section is limited to 96 kHz operation, with decimation filters optimized for 48 kHz and 96 kHz modes.
Does the AD1835AS support I²S serial interface mode out of the box?
Yes, the AD1835AS defaults to I²S mode for both ADC output and DAC input, as stated in the "Serial Data Ports-Data Format" section (p.12). The ADC serial output is delayed by 1 BCLK from LRCLK edge in default I²S configuration, and DAC input follows standard I²S timing unless reprogrammed via DAC Control Register 1.
How many independent volume controls does the AD1835AS provide?
The AD1835AS provides eight independent volume controls-one per DAC channel-with 1024 linear steps (0.098% step resolution) and 60 dB total attenuation range, as specified in the "FEATURES" list (p.1) and "SPECIFICATIONS" table (p.3). Each control is software-programmable via SPI and operates clicklessly.
What is the function of the FILTR pin on the AD1835AS?
The FILTR pin on the AD1835AS provides access to the internal 2.25 V voltage reference, used to bias all analog I/O pins at their common-mode voltage. As detailed on p.12 and p.7, it must be bypassed with a parallel 10 µF/100 nF capacitor and can supply <50 µA to external circuitry such as op-amp bias networks.
Is the AD1835AS pin-compatible with the AD1835ASTZ variant?
No-the AD1835AS uses a 52-lead MQFP package (S-52), while the AD1835ASTZ is a 52-lead LQFP variant with different thermal pad and lead pitch specifications. Although both share identical pin functions and electrical behavior, mechanical incompatibility prevents direct PCB substitution without layout revision.
AD1835AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-QFP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 8
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 105 / 108
- Dynamic Range, ADCs / DACs (db) Typ:
- 105 / 108
- Voltage - Supply, Analog:
- 4.5V ~ 5.5V
- Voltage - Supply, Digital:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-MQFP (10x10)
AD1835AS FAQ
1.How can I place an order for AD1835AS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1835AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1835AS reliable?
The price and inventory of AD1835AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1835AS is usually 5 days.
3.What payment methods are accepted for AD1835AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1835AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1835AS?
AD1835AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1835AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1835AS?
For technical support, including AD1835AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1835AS requirements.
6.How does Aetrix verify that AD1835AS is sourced from the original manufacturer or authorized distributors?
All AD1835AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1835AS meets industry standards.
7.What is the process for return or replacement of AD1835AS?
All AD1835AS units undergo pre-shipment inspection (PSI). If there is an issue with AD1835AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1835AS part is unused and in its original packaging.
Return procedure for AD1835AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1835AS Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

