My Inquiry
My Account
Analog Devices Inc. AD1836ACSZ
- Part No.:
- AD1836ACSZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 52-QFP
- Datasheet:
-
AD1836ACSZ.pdf
- Description:
- IC CODEC 4ADC/6DAC 24 BIT 52MQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,713
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1836ACSZ from Analog Devices is a high-performance multichannel audio codec IC featuring three stereo DACs (6 channels) and two stereo ADCs (4 channels), operating at up to 96 kHz sample rate with 24-bit resolution. It uses multibit Σ-Δ architecture, supports I²S/DSB/TDM serial interfaces, and delivers –95 dB THD+N for DACs and –92 dB THD+N for ADCs. It is used in home theater systems for simultaneous multi-zone audio playback and recording.
For engineers reviewing the AD1836ACSZ datasheet, AD1836ACSZ pinout, AD1836ACSZ application, or AD1836ACSZ equivalent, key selection considerations include its 52-lead MQFP package, differential analog I/O architecture, programmable PGA gain (0–12 dB), on-chip auto-ramp volume control, and TDM support for 8-in/8-out operation via SHARC SPORT interface.
Technical Context
The AD1836ACSZ integrates independent ADC and DAC signal chains with dedicated clock domains: ADCs use ABCLK/ALRCLK and support 48 kHz or 96 kHz (2-channel only) modes with decimation filters (120 dB stop-band attenuation); DACs use DBCLK/DLRCLK and support packed TDM modes routing six channels through DSDATA1–DSDATA3. The SPI control port operates asynchronously up to 8 MHz and configures all registers-including ADC PGA gain, DAC attenuation (1024-step linear), and digital de-emphasis.
Its dual-supply architecture separates AVDD/DVDD (5 V) from ODVDD (3.3 V or 5 V) for flexible logic interfacing, while FILTR (~2.25 V) provides a stable reference for external op-amp biasing. The device implements hardware/software clickless mute, digital high-pass filtering (1.3 Hz cutoff), and power-down modes reducing analog current to 47 mA and digital current to 1.5 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Sample Rate | Up to 96 kHz (2-channel ADC mode); 48 kHz (full 4-channel ADC + 6-channel DAC) |
| Resolution | 24-bit for all ADCs and DACs; enables >110 dB theoretical dynamic range |
| DAC THD+N | –95 dB typical at 0 dBFS; ensures low distortion in high-fidelity playback paths |
| ADC THD+N | –92 dB typical at –1 dBFS; maintains clean capture in noisy automotive/home environments |
| Dynamic Range | 108 dB A-weighted (DAC), 105 dB A-weighted (ADC); meets DVD-Audio and SACD requirements |
| PGA Gain Range | 0–12 dB in 3 dB steps; allows direct connection of mic-level or line-level inputs without external amplification |
| Volume Control | 60 dB max attenuation in 1024 linear steps with auto-ramp; eliminates audible zipper noise during real-time level changes |
| Serial Interface | I²S, left/right-justified, DSP, and TDM packed modes; enables glueless SHARC SPORT integration for 8-in/8-out |
Pinout & Package
AD1836ACSZ is housed in a 52-lead MQFP (PQFP) plastic package with 0.65 mm lead pitch and exposed thermal pad. Pin layout supports full analog/digital isolation: dual AVDD/AGND (pins 10,11,14,15,28,29), dual DVDD/DGND (pins 1,39,40,52), and dedicated FILTR/FILTD (pins 13,12) for reference and DAC bias filtering.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| ADC1INLP / ADC1INLN | Primary ADC differential input pair | Accepts fully differential audio signals; requires external 100 Ω + 1 nF RC filter for optimal SNR |
| DSDATA1–DSDATA3 | DAC serial data inputs (stereo per pin) | Enable independent 3× stereo data streams; support TDM packing to reduce PCB trace count |
| OUTLP1 / OUTLN1–OUTRP3 / OUTRN3 | Six differential DAC outputs | Each swings ±1.4 V around FILTR (2.25 V); requires external 3rd-order LPF for anti-aliasing and single-ended conversion |
| CCLK / CLATCH / CDATA / COUT | SPI control port signals | 4-wire interface (8 MHz max); writes DAC/ADC registers and reads peak-detector values (Registers 12–15) |
| MCLK / ABCLK / ALRCLK / DBCLK / DLRCLK | Master and serial clock inputs/outputs | Supports 256×/512×/768× fS master clock; internal clock doubler enables 96 kHz operation at same MCLK frequency |
Key Features
| Feature | Design Value |
|---|---|
| Three stereo DACs + two stereo ADCs | Enables 5.1 surround playback + stereo record path in single chip; reduces BOM and board area vs discrete codecs |
| Programmable PGA (0–12 dB) | Eliminates need for external preamp stages when interfacing consumer line-out or professional mic inputs |
| Digital de-emphasis processing | Automatically applies 50/15 µs curve for CD playback compatibility; configurable per DAC channel |
| TDM 8-in/8-out auxiliary mode | Reconfigures pins for glueless SHARC SPORT interface; avoids FPGA bridging and timing skew in DSP-based audio systems |
| Clickless mute & auto-ramp volume | Prevents pop/click artifacts during power-up, channel switching, or real-time level adjustment in set-top boxes |
| Differential analog I/O | Improves PSRR and common-mode noise rejection (>110 dB interchannel isolation); critical for automotive EMI environments |
Applications
| Home Theater Audio Processing | Automotive Infotainment System |
|---|---|
Use Scenario: Real-time decoding and upmixing of Dolby Digital/PCM streams into 5.1 analog outputs while simultaneously capturing rear-seat voice commands. IC Role / Device Role / Timing Role: AD1836ACSZ acts as central audio hub-three DACs drive front/center/rear speakers; two ADCs digitize microphone array; TDM mode synchronizes with SHARC DSP for beamforming. Use Value: Single-chip 6-output/4-input capability reduces system latency and eliminates inter-chip clock domain mismatches in multi-processor architectures. | Use Scenario: Multi-source audio routing (Bluetooth, USB, tuner) to dashboard speakers and headrest displays with independent volume control per zone. IC Role / Device Role / Timing Role: AD1836ACSZ serves as audio matrix switch-DACs output zone-specific content; ADCs monitor cabin noise for adaptive equalization; PGA adjusts mic sensitivity dynamically. Use Value: On-chip 12 dB PGA gain and 105 dB SNR enable clear voice capture even at highway speeds without external amplifiers. |
| DVD Recorder Audio I/O | Digital Audio Effects Processor |
Use Scenario: Simultaneous analog-to-digital conversion of stereo line-in for recording and digital-to-analog conversion of encoded AC3 track for monitoring. IC Role / Device Role / Timing Role: AD1836ACSZ functions as bidirectional audio transcoder-ADCs digitize incoming analog; DACs reconstruct decoded bitstream; I²S interface links to MPEG encoder/decoder ASIC. Use Value: Matched 24-bit resolution and <1 dB interchannel gain mismatch ensure bit-transparent recording/playback without level drift. | Use Scenario: Low-latency reverb, chorus, and pitch-shift processing on live instrument inputs with analog return to stage monitors. IC Role / Device Role / Timing Role: AD1836ACSZ provides high-SNR analog front-end-ADCs feed DSP engine; DACs output processed signal; differential outputs reject ground-loop hum in live venues. Use Value: –92 dB THD+N ADC and –95 dB THD+N DAC preserve harmonic integrity through multiple effect passes without cumulative distortion buildup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4118VN | 4-channel ADC/8-channel DAC; supports 192 kHz; lacks integrated PGA and TDM auxiliary mode | Better suited for studio-grade 192 kHz mastering; not drop-in for SHARC SPORT glueless 8-in/8-out | Select AK4118VN only if 192 kHz sampling or higher DAC channel count is required; verify external PGA needed for mic inputs. |
| CS42526-CQZ | 6-channel ADC/8-channel DAC; includes S/PDIF I/O; no differential analog outputs; lower SNR (102 dB DAC) | Preferred for S/PDIF-equipped set-top boxes; unsuitable where differential noise immunity is mandatory | Choose CS42526-CQZ when digital audio interface (S/PDIF) is prioritized over analog noise performance; confirm single-ended output compatibility with downstream circuitry. |
Compared with AK4118VN and CS42526-CQZ, AD1836ACSZ uniquely balances 96 kHz capability, integrated PGA, differential I/O, and SHARC-optimized TDM mode-making it optimal for cost-sensitive, noise-critical embedded audio systems requiring minimal external components.
Availability
AD1836ACSZ is available at Aetrix Electronics and suitable for home theater systems, automotive infotainment units, and DVD recorders requiring stable component supply across extended production lifecycles.
Supply support for AD1836ACSZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD1836A product line was designed specifically for multichannel consumer and professional audio systems demanding high-fidelity conversion, flexible digital interfacing, and robust noise immunity in space-constrained designs.
FAQ
What is the maximum sample rate supported by the AD1836ACSZ for full 4-channel ADC and 6-channel DAC operation?
The AD1836ACSZ supports 48 kHz sample rate with all four ADC channels and all six DAC channels active. At 96 kHz, only the primary two-channel ADC pair remains functional while all three DAC stereo pairs operate normally. This trade-off enables high-resolution playback with reduced capture bandwidth-ideal for DVD-Audio playback systems where recording fidelity is secondary to playback quality. The AD1836ACSZ maintains full 24-bit resolution and matched THD+N performance across both modes.
Does the AD1836ACSZ require external op-amps for its differential analog inputs and outputs?
Yes, the AD1836ACSZ requires external op-amps for proper interfacing: differential inputs need op-amps with sufficient drive capability and low noise to feed the 10 kΩ input impedance and 15 pF capacitance; differential outputs require third-order low-pass filters and differential-to-single-ended conversion. The FILTR pin (~2.25 V) provides a stable bias voltage for these op-amps, and the datasheet specifies recommended RC networks (e.g., 100 Ω + 1 nF) to isolate switched-capacitor inputs. The AD1836ACSZ itself does not integrate op-amp drivers or receivers.
How does the AD1836ACSZ implement clickless mute and volume ramping?
The AD1836ACSZ implements hardware-assisted clickless mute and auto-ramp volume control via its on-chip digital attenuators. Each DAC channel has a 1024-step linear volume register; writing new values triggers an automatic ramp that transitions smoothly over programmable time intervals, preventing audible zipper noise. Mute is executed by zeroing the attenuator coefficient without interrupting the data stream-ensuring no DC offset or transient glitches. These functions are controlled exclusively through SPI writes to DAC Control Registers and require no external microcontroller intervention once configured. The AD1836ACSZ guarantees glitch-free operation across all sample rates and data formats.
Can the AD1836ACSZ interface directly with a SHARC processor's SPORT without external logic?
Yes, the AD1836ACSZ supports glueless interface with SHARC processors via its auxiliary TDM mode. When enabled, pins such as DSDATA1, ASDATA1, and ABCLK are reconfigured to match SHARC SPORT timing and framing-supporting 8-in/8-out operation using a single SPORT. The AD1836ACSZ can operate as master (generating LRCLK/BCLK for external converters) or slave (synchronizing to external clocks), eliminating need for FPGA glue logic or level-shifting buffers. This capability is explicitly documented in the AD1836ACSZ datasheet Figure 9–12 and Register 3 configuration.
What are the power supply requirements for the AD1836ACSZ, and how do they impact system design?
The AD1836ACSZ requires three independent supplies: AVDD and DVDD (both 4.75–5.25 V) for analog and digital cores, plus ODVDD (3.0–5.25 V) for digital output drivers. Separating AVDD/DVDD improves PSRR and reduces digital switching noise coupling into analog paths; ODVDD flexibility allows direct interfacing with 3.3 V or 5 V logic families without level shifters. The datasheet mandates local 100 nF ceramic bypassing at each supply pin and recommends bulk capacitance (≥22 µF) on the PCB. Total active power dissipation is 930 mW, requiring thermal consideration in enclosed enclosures. These requirements make the AD1836ACSZ suitable for thermally managed consumer and automotive applications but necessitate careful PCB layout for optimal SNR.
AD1836ACSZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-QFP
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- General Purpose
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 4 / 6
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 105 / 108
- Dynamic Range, ADCs / DACs (db) Typ:
- 105 / 108
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 4.75V ~ 5.25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-MQFP (10x10)
AD1836ACSZ FAQ
1.How can I place an order for AD1836ACSZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1836ACSZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1836ACSZ reliable?
The price and inventory of AD1836ACSZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1836ACSZ is usually 5 days.
3.What payment methods are accepted for AD1836ACSZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1836ACSZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1836ACSZ?
AD1836ACSZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1836ACSZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1836ACSZ?
For technical support, including AD1836ACSZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1836ACSZ requirements.
6.How does Aetrix verify that AD1836ACSZ is sourced from the original manufacturer or authorized distributors?
All AD1836ACSZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1836ACSZ meets industry standards.
7.What is the process for return or replacement of AD1836ACSZ?
All AD1836ACSZ units undergo pre-shipment inspection (PSI). If there is an issue with AD1836ACSZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1836ACSZ part is unused and in its original packaging.
Return procedure for AD1836ACSZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1836ACSZ Tags
-
NAU88C22YG
Nuvoton Technology Corporation
-
TLV320AIC3100IRHBR
Texas Instruments
-
DA7212-01UM2
Renesas
-
NAU8810YG
Nuvoton Technology Corporation
-
DA7218-00U32
Renesas
-
CMX655DQ6-TR1K
CML Micro
-
SGTL5000XNLA3
NXP Semiconductors
-
TLV320AIC3104IRHBR
Texas Instruments
-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated
-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated
-
TLV320AIC3106IRGZR
Texas Instruments
-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
