Analog Devices Inc. AD1837AS
- Part No.:
- AD1837AS
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 52-QFP
- Datasheet:
-
AD1837AS.pdf
- Description:
- IC CODEC 2ADC/8DAC 24 BIT 52MQFP
- Quantity:
- Payment:

- Shipping:

Inventory:169
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1837AS from Analog Devices is a 24-bit, 96 kHz stereo audio codec with four independent stereo DACs (8 channels) and one stereo ADC (2 channels), operating from dual 5 V analog/digital supplies and supporting 3.3 V–tolerant digital I/O. It delivers –95 dB THD+N (ADC) and –92 dB THD+N (DAC), 105 dB SNR (ADC), 108 dB SNR (DAC), and on-chip 1024-step volume control per channel. It is used in multichannel home theater receivers requiring high-fidelity, low-jitter audio conversion and flexible TDM/I2S interfacing.
For engineers reviewing the AD1837AS datasheet, AD1837AS pinout, AD1837AS application, or AD1837AS equivalent, this page provides verified functional identity, validated 52-lead MQFP package mapping, confirmed 8-DAC/2-ADC architecture, real-world timing interface modes (I2S, TDM256, packed 256), and two manufacturer-validated alternative codecs for multichannel audio system design.
Technical Context
The AD1837AS integrates eight independent DAC channels-four stereo pairs-with individual 1024-step linear volume controls, clickless mute, and data-directed scrambling to minimize jitter sensitivity. Its ADC section comprises two fully differential 24-bit channels with 120 dB stop-band attenuation decimation filters and programmable master/slave clocking.
It supports three distinct serial interface configurations: standard I2S/right-/left-justified/DSP modes for discrete channel access; packed 256-mode TDM for 8-in/8-out operation using single DSDATA1/ASDATA lines; and auxiliary TDM mode enabling glueless connection to SHARC® SPORT with redefined pin functions including FSTDM/BCLK outputs and AAUXDATA inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Resolution | 24-bit - Enables 105 dB dynamic range and precise low-level signal capture in professional audio acquisition. |
| DAC Resolution | 24-bit - Supports 108 dB SNR and 60 dB attenuation range for high-fidelity playback with minimal quantization noise. |
| Max Sample Rate | 96 kHz ADC / 192 kHz DAC (DAC1 only) - Allows high-resolution audio processing up to DVD-Audio standard with stereo replicate to other DACs. |
| THD+N (ADC) | –95 dB - Ensures clean digitization of analog sources with negligible harmonic distortion and noise floor elevation. |
| THD+N (DAC) | –92 dB - Delivers low-distortion analog output suitable for premium speaker drivers and headphone amplifiers. |
| Volume Control | 1024 linear steps (0.098% step size) - Enables precise, monotonic gain adjustment without audible stepping artifacts. |
| Package | 52-lead MQFP (S-52A) - Surface-mount footprint compatible with industrial PCB assembly and thermal management at 740 mW dissipation. |
| Operating Temp | –40°C to +85°C - Qualified for automotive infotainment and industrial AV equipment deployment. |
Pinout & Package
AD1837AS is housed in a 52-lead MQFP (S-52A) package with exposed paddle, specified for industrial temperature range (–40°C to +85°C). Pin 1 is located at top-left corner (notch-marked side), with pins numbered counter-clockwise. AGND (pins 1, 39), DGND (pins 40, 52), and AVDD (pins 11, 19, 29) are distributed for analog/digital ground and supply separation to minimize coupling.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTL1–OUTL4 | DAC Left Channel Output (x4) | Single-ended analog outputs referenced to 2.25 V common-mode; each drives 47 kΩ load with ±1.4 V swing at 0 dBFS. |
| OUTR1–OUTR4 | DAC Right Channel Output (x4) | Independent right-channel outputs with identical DC bias and full-scale swing as left-side counterparts. |
| ADCLP/ADCLN | ADC Left Differential Input (+/–) | Fully differential input pair accepting ±2.828 V p-p signal; 4 kΩ input impedance enables direct connection to line-level sources. |
| ADCRP/ADCRN | ADC Right Differential Input (+/–) | Matched right-channel input with same gain accuracy (±0.025 dB interchannel mismatch) and CM voltage (2.25 V). |
| DLRCLK/DBCLK | DAC LR Clock / Bit Clock (I/O) | Configurable as input (slave) or output (master); supports 64×fS and 256×fS modes for TDM synchronization. |
| ALRCLK/ABCLK | ADC LR Clock / Bit Clock (I/O) | Programmable master/slave timing interface; enables glueless connection to DSPs and AES/EBU receivers. |
| M/S | ADC Master/Slave Select | Logic-level input determining whether ABCLK/ALRCLK are driven (M/S = DGND) or received (M/S = ODVDD). |
| FILTD/FILTR | DAC Bias Filter / Reference Filter | External capacitor connections (10 µF/100 nF) that reduce DAC output noise and stabilize internal 2.25 V reference. |
| CIN/CCLK/CLATCH/COUT | SPI-Compatible Control Port | 4-wire serial interface (16-bit words, ≤12.5 MHz) for register programming and ADC peak level readback. |
| PD/RST | Power-Down/Reset Input | Active-low signal that resets all registers, powers down analog/digital sections, and initiates 20-LRCLK initialization sequence. |
Key Features
| Feature | Design Value |
|---|---|
| Data-directed scrambling DACs | Reduces sensitivity to master clock jitter by randomizing quantization error, enabling robust performance with <300 ps RMS jitter clocks. |
| Flexible serial port modes | Supports I2S, left/right-justified, DSP, and packed 256 TDM formats - eliminates need for external format converters in SHARC-based systems. |
| On-chip 2.25 V reference | Stable internal voltage source accessible via FILTR pin; usable to bias external op-amps and match ADC/DAC common-mode levels. |
| Clickless mute & volume control | Hardware-assisted muting and 1024-step linear attenuation prevent pop/click artifacts during real-time gain changes in live audio routing. |
| Soft power-down mode | Reduces analog supply current from 95 mA to 67 mA and digital supply current from 74 mA to 4.5 mA - extends runtime in portable AV devices. |
| Auxiliary TDM interface | Reconfigures DSDATA2–4 and ALRCLK/ABCLK as AAUXDATA1–3 and FSTDM/BCLK to support 8-in/8-out expansion with external ADCs. |
Applications
| DVD-Audio Playback System | Home Theater AV Receiver |
|---|---|
Use Scenario: High-resolution multichannel audio decoding from DVD-Audio discs with discrete 5.1/6.1 channel output. IC Role / Device Role / Timing Role: Primary audio codec handling simultaneous 8-channel DAC playback (4 stereo pairs) and stereo ADC monitoring, synchronized via MCLK and TDM256 framing. Use Value: 192 kHz DAC1 capability with stereo replicate ensures full-bandwidth front L/R channels while maintaining phase-coherent surround output at 96 kHz. |
Use Scenario: Integrated 7.1-channel preamp/processor receiving digital inputs (S/PDIF, HDMI audio extract) and driving external power amps. IC Role / Device Role / Timing Role: Central audio I/O hub managing I2S input from multiple sources, TDM output to amplifier modules, and ADC feedback for room correction calibration. Use Value: Independent per-channel volume control and clickless mute enable seamless source switching and dynamic range compression without audible transients. |
| Automotive Infotainment Head Unit | Digital Audio Effects Processor |
Use Scenario: In-vehicle multimedia system supporting Bluetooth A2DP streaming, USB playback, and AM/FM tuner with analog line-in. IC Role / Device Role / Timing Role: Dual-role codec performing ADC digitization of tuner/analog aux inputs and DAC playback of processed Bluetooth/USB streams across 8 output zones. Use Value: Industrial temperature rating (–40°C to +85°C) and 5 V supply compatibility ensure reliable operation in under-dash environments with wide thermal cycling. |
Use Scenario: Rack-mounted effects unit applying real-time reverb, EQ, and dynamics processing to studio-grade audio signals. IC Role / Device Role / Timing Role: High-precision converter bridging SHARC DSP's SPORT interface and analog I/O stage, leveraging packed 256 mode for minimal pin count and deterministic latency. Use Value: 120 dB stop-band attenuation in ADC decimation filter and 55–80 dB DAC interpolation filter stop-band rejection preserve spectral purity during multi-tap FIR filtering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multichannel audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4118VN | 4-channel DAC + 2-channel ADC, 192 kHz max, 24-bit, but lacks TDM256 mode and stereo replicate; uses 48-pin QFP. | Targeted at compact 4.0/4.1 systems rather than 7.1+ home theater or automotive 8-zone designs. | Select when board space is constrained and 8-channel DAC is unnecessary; verify SPI register compatibility before firmware reuse. |
| CS42888-CQZ | 8-channel DAC + 6-channel ADC, 192 kHz, 24-bit, supports TDM up to 384 fS, but requires 3.3 V supplies and has no 5 V tolerance on digital I/O. | Optimized for modern low-voltage SoC integration (e.g., ARM-based media processors), not legacy 5 V DSP platforms. | Prefer for new designs with 3.3 V domain isolation; avoid if interfacing directly to 5 V SHARC SPORT or legacy AES/EBU receivers. |
Compared with AK4118VN and CS42888-CQZ, the AD1837AS uniquely combines 5 V operation with 3.3 V–tolerant I/O, industrial temperature range, and native TDM256 support - making it the only option qualified for drop-in replacement in existing SHARC-based AV receivers requiring 8-channel output and backward-compatible power architecture.
Availability
AD1837AS is available at Aetrix Electronics and suitable for home theater receivers, automotive infotainment head units, and professional audio effects processors requiring stable component supply across extended product lifecycles and industrial temperature operation.
Supply support for AD1837AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with R&D and manufacturing facilities worldwide.
The AD1837AS belongs to Analog Devices' high-fidelity audio codec product line, designed specifically for multichannel consumer and professional audio systems demanding low THD+N, flexible digital interface options, and robust industrial-grade reliability.
FAQ
What is the maximum sample rate supported by the AD1837AS ADC and DAC sections?
The AD1837AS ADC supports up to 96 kHz sample rate across both channels. The DAC section supports up to 192 kHz - but only on DAC1 (OUTL1/OUTR1); DAC2–DAC4 are limited to 96 kHz. This asymmetry enables high-fidelity front-channel playback while maintaining phase-aligned surround output. The AD1837AS achieves this via internal clock scaling and stereo replicate functionality, allowing DAC1's 192 kHz stream to be copied to other DACs when needed.
Does the AD1837AS support I2S, TDM, and packed data modes simultaneously?
No - the AD1837AS supports only one primary serial data mode at a time, selected via SPI register configuration. I2S is the default for both ADC and DAC ports. Packed 256 mode is mutually exclusive and requires M/S = 0 (ADC master) and 48 kHz operation. Auxiliary TDM mode redefines multiple pins (e.g., DSDATA2–4 become AAUXDATA1–3) and cannot coexist with standard I2S. The AD1837AS must be configured in a single operational mode per power cycle.
How does the AD1837AS handle power supply separation between analog and digital domains?
The AD1837AS uses physically separate AVDD (analog) and DVDD/ODVDD (digital) supply pins, with dedicated AGND and DGND networks. AVDD and DVDD are both rated for 4.5–5.5 V, while ODVDD accepts 3.0–DVDD V to support 3.3 V–tolerant digital interfaces. Bypassing requires 100 nF ceramic capacitors near each supply pin plus ≥22 µF bulk capacitance. For optimal performance, Analog Devices recommends ferrite-bead isolation between analog and digital supplies when shared rails are unavoidable - a design requirement explicitly validated for the AD1837AS.
Can the AD1837AS operate with a 12.288 MHz master clock for CD-quality (44.1 kHz) audio?
Yes - the AD1837AS MCLK scaler supports programmable division ratios (1×, 2×, or 2/3×) to derive target sample rates from non-standard MCLK frequencies. While 12.288 MHz yields 48 kHz by default (2× scaling), a 11.2896 MHz MCLK is recommended for exact 44.1 kHz operation. The AD1837AS datasheet confirms this flexibility, and the internal IMCLK generator maintains 24.576 MHz regardless of input MCLK, ensuring consistent modulator performance across all supported sample rates.
What is the function of the FILTD and FILTR pins on the AD1837AS?
FILTD connects to an external capacitor (recommended 10 µF/100 nF) that filters noise from the internal DAC bias circuitry, directly reducing DAC output noise floor. FILTR connects to the same capacitor network and provides access to the internal 2.25 V reference voltage, which can bias external op-amps to match the AD1837AS's analog I/O common-mode level. Both pins are critical for achieving the specified –92 dB THD+N and 108 dB SNR; omitting these capacitors degrades measured performance as documented in the AD1837AS datasheet.
AD1837AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-QFP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Type:
- General Purpose
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 8
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 105 / 108
- Dynamic Range, ADCs / DACs (db) Typ:
- 105 / 108
- Voltage - Supply, Analog:
- 4.5V ~ 5.5V
- Voltage - Supply, Digital:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-MQFP (10x10)
AD1837AS FAQ
1.How can I place an order for AD1837AS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1837AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1837AS reliable?
The price and inventory of AD1837AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1837AS is usually 5 days.
3.What payment methods are accepted for AD1837AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1837AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1837AS?
AD1837AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1837AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1837AS?
For technical support, including AD1837AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1837AS requirements.
6.How does Aetrix verify that AD1837AS is sourced from the original manufacturer or authorized distributors?
All AD1837AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1837AS meets industry standards.
7.What is the process for return or replacement of AD1837AS?
All AD1837AS units undergo pre-shipment inspection (PSI). If there is an issue with AD1837AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1837AS part is unused and in its original packaging.
Return procedure for AD1837AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1837AS Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

