Analog Devices Inc. AD1838AS
- Part No.:
- AD1838AS
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 52-QFP
- Datasheet:
-
AD1838AS.pdf
- Description:
- IC CODEC 2ADC/6DAC 24 BIT 52MQFP
- Quantity:
- Payment:

- Shipping:

Inventory:6,488
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1838AS from Analog Devices is a 24-bit, 96 kHz stereo audio codec with three independent stereo DACs (6 channels) and one stereo ADC (2 channels), operating from dual 5 V analog/digital supplies and featuring 3.3 V–tolerant digital I/O. It delivers –95 dB THD+N and 105–108 dB SNR across ADC/DAC paths, supports I²S/right-justified/left-justified/DSP serial formats, and targets high-fidelity consumer audio systems requiring multi-channel playback and recording.
For engineers reviewing the AD1838AS datasheet, AD1838AS pinout, AD1838AS application, or AD1838AS equivalent, this page provides verified functional identity, validated 52-lead MQFP package mapping, confirmed differential analog I/O architecture, real-world timing interface modes (including TDM256 and packed 256), and two rigorously cross-checked alternative codecs for system-level audio I/O substitution.
Technical Context
The AD1838AS integrates three independent 24-bit stereo DAC engines-each with multibit ΣΔ modulation, digital interpolation filtering (passband ripple ±0.01 dB), and 1024-step linear volume control-and one 24-bit stereo ADC with decimation filters offering 120 dB stop-band attenuation and group delay of 460 µs at 96 kHz. All converters share a programmable MCLK scaler supporting 48/96/192 kHz sample rates, with DAC1 uniquely capable of 192 kHz operation.
Its flexible serial architecture includes three dedicated DAC data inputs (DSDATA1–3), one ADC output (ASDATA), SPI-compatible control port (CIN/CCLK/CLATCH/COUT), and auxiliary TDM mode enabling 8-in/8-out expansion via SHARC SPORT interface. The device implements differential analog I/O (±1.4 V swing around 2.25 V VREF), on-chip reference, and dual power domains (AVDD/DVDD/ODVDD) with separate analog/digital ground planes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DAC Channels | 6-channel (3 stereo pairs), each with independent volume control and clickless mute |
| ADC Resolution | 24-bit, stereo, differential input with 105 dB A-weighted dynamic range |
| Max Sample Rate | 96 kHz for ADC; 192 kHz for DAC1 only (others up to 96 kHz) |
| THD+N (DAC/ADC) | –95 dB typical - enables low-noise professional-grade audio signal chain |
| Serial Interface Modes | I²S, left/right-justified, DSP, TDM256, and packed 256 - no external glue logic required |
| Supply Voltages | AVDD/DVDD = 4.5–5.5 V; ODVDD = 3.0–DVDD - supports mixed 5 V/3.3 V system interfacing |
| Package | 52-lead MQFP (S-52), industrial temperature range (–40°C to +85°C) |
Pinout & Package
AD1838AS is housed in a 52-lead MQFP (S-52) package with exposed thermal pad, specified for industrial temperature operation (–40°C to +85°C). Pin layout follows standard top-view orientation with AGND/DGND separation, dedicated analog/digital supply pins (AVDD/DVDD/ODVDD), and fully differential analog I/O grouped by channel.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUTLP1 / OUTLN1 | DAC1 Left Channel Differential Output | ±1.4 V swing around 2.25 V common-mode; requires external third-order LPF |
| OUTRP1 / OUTRN1 | DAC1 Right Channel Differential Output | Same DC bias and noise performance as OUTLP1/OUTLN1; supports 192 kHz sample rate |
| ADCLP / ADCLN | ADC Left Channel Differential Input | ±2.828 V full-scale range; 4 kΩ input impedance; optimized for low-noise preamp coupling |
| ADCRP / ADCRN | ADC Right Channel Differential Input | Matched gain/phase to ADCLP/ADCLN; interchannel gain mismatch ≤0.025 dB |
| MCLK | Master Clock Input | Accepts 12.288 MHz (48 kHz), 24.576 MHz (96 kHz), or 49.152 MHz (192 kHz); jitter <300 ps rms recommended |
| CIN / CCLK / CLATCH / COUT | SPI-Compatible Control Port | 16-bit command interface; asynchronous to audio clocks; max 12.5 MHz clock frequency |
| DSDATA1–3 | DAC Serial Data Inputs | Three independent 24-bit data streams; support TDM256 mode for consolidated 6-channel access |
| ASDATA | ADC Serial Data Output | I²S-default format; configurable to RJ/LJ/DSP; supports packed 256 mode for 2-channel output |
Key Features
| Feature | Design Value |
|---|---|
| Data-directed scrambling DACs | Reduces sensitivity to clock jitter - critical for clean output when using FPGA-derived clocks |
| Differential analog I/O architecture | Improves PSRR (–75 dB at 20 kHz) and common-mode noise rejection over single-ended designs |
| On-chip 2.25 V voltage reference (FILTR) | Stable bias point for all analog I/O; usable to set external op-amp common-mode voltage |
| Soft power-down + hard power-down modes | Reduces total supply current from 169 mA (active) to 5.5 mA (digital-only power-down) |
| TDM256 auxiliary interface | Enables glueless 8-in/8-out expansion with SHARC DSP using single SPORT - no additional logic needed |
Applications
| DVD Audio/Video Player | Home Theater Receiver |
|---|---|
Use Scenario: Multi-format playback (Dolby Digital, DTS, PCM) with simultaneous analog output to 5.1 speaker system and S/PDIF output. IC Role / Device Role / Timing Role: Primary audio codec handling 6-channel DAC playback and stereo ADC for microphone input or line-in monitoring. Use Value: 108 dB DAC SNR ensures wide dynamic range for cinematic audio; TDM256 mode allows direct SHARC connection for real-time effects processing. |
Use Scenario: Integrated AV receiver supporting HDMI audio passthrough, analog preamp outputs, and room correction via PC USB link. IC Role / Device Role / Timing Role: Central audio I/O hub managing 6-channel DAC output, stereo ADC for calibration mic, and auxiliary ADC/DAC expansion via TDM. Use Value: Independent 1024-step volume per DAC channel enables precise channel balancing; differential outputs reduce crosstalk below –110 dB. |
| Automotive Infotainment Head Unit | Digital Audio Effects Processor |
Use Scenario: In-dash system with AM/FM tuner, Bluetooth A2DP, USB playback, and rear-seat entertainment outputs. IC Role / Device Role / Timing Role: Audio front-end converting digital streams to analog for amplifier stages; ADC captures voice commands or diagnostic signals. Use Value: Industrial temp rating (–40°C to +85°C) ensures reliability under hood conditions; 3.3 V–tolerant digital I/O simplifies interface to automotive SoCs. |
Use Scenario: Rack-mounted DSP unit applying reverb, EQ, and dynamics processing to live studio feeds before analog summing. IC Role / Device Role / Timing Role: High-precision conversion stage between FPGA-based processing engine and analog output stage. Use Value: –95 dB THD+N and ±0.01 dB passband ripple preserve harmonic integrity during cascaded processing; 192 kHz DAC1 supports ultra-high-res monitor paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AK4358VN | 4-channel DAC + 2-channel ADC; 192 kHz DAC/96 kHz ADC; no TDM256 or auxiliary ADC expansion | Lacks 8-in/8-out TDM capability and SHARC SPORT compatibility; lower channel count | Preferred where compact 4-channel solution suffices and TDM expansion is unnecessary |
| CS42526-CQZ | 6-channel DAC + 2-channel ADC; 192 kHz DAC/96 kHz ADC; supports TDM but no packed 256 mode | Missing packed 256 mode for single-pin 6-channel DAC access; different SPI register map | Chosen when TDM is needed but packed mode is not required, and Cypress ecosystem integration is prioritized |
Compared with AK4358VN and CS42526-CQZ, the AD1838AS uniquely combines triple stereo DACs with TDM256 + packed 256 modes, enabling both 8-in/8-out expansion and consolidated 6-channel DAC control - a capability absent in either alternative.
Availability
AD1838AS is available at Aetrix Electronics and suitable for DVD players, home theater receivers, and automotive infotainment systems requiring stable component supply, long-term lifecycle support, and guaranteed industrial-temperature operation.
Supply support for AD1838AS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide.
The AD1838AS belongs to Analog Devices' high-fidelity audio codec product line, engineered for multi-channel consumer and professional audio systems demanding low THD+N, wide dynamic range, and flexible digital interface scalability.
FAQ
What is the maximum sample rate supported by the AD1838AS ADC and DAC sections?
The AD1838AS ADC supports up to 96 kHz sample rate. Its DAC section supports 48 kHz, 96 kHz, and 192 kHz - but only DAC1 (first stereo pair) operates at 192 kHz; DAC2 and DAC3 are limited to 96 kHz. This asymmetric capability enables high-resolution monitoring on DAC1 while maintaining legacy compatibility on other channels. The AD1838AS uses internal clock scaling to derive these rates from MCLK inputs of 12.288 MHz, 24.576 MHz, or 49.152 MHz.
Does the AD1838AS support I²S interface, and how is it configured by default?
Yes, the AD1838AS supports I²S interface on both ADC and DAC serial ports, and it defaults to I²S mode upon power-up. The ADC output (ASDATA) and DAC inputs (DSDATA1–3) are I²S-aligned with data delayed by one BCLK after LRCLK edge. Configuration is changed via SPI registers: ADC Control Register 2 (Bits 6–8) and DAC Control Register 1 (Bits 5–7). The AD1838AS also supports right-justified, left-justified, DSP, TDM256, and packed 256 modes without hardware modification.
How does the AD1838AS handle power supply separation and noise isolation?
The AD1838AS employs strict power domain separation: AVDD (analog), DVDD (digital core), and ODVDD (3.3 V–tolerant I/O driver) are independently routed with dedicated AGND and DGND planes. Each supply requires local 100 nF ceramic + 22 µF bulk capacitance. FILTD and FILTR pins demand 10 µF/100 nF parallel bypassing to suppress DAC bias noise and stabilize the 2.25 V reference. PSRR is –75 dB at 20 kHz, confirming effective analog supply rejection - a key design value for noisy automotive or industrial environments where the AD1838AS is deployed.
What is the purpose of the TDM256 mode in the AD1838AS, and which pins are repurposed?
TDM256 mode enables 8-in/8-out audio I/O expansion by repurposing pins including ASDATA (as TDM output to SHARC), DSDATA1 (as TDM input from SHARC), ALRCLK (as FSTDM frame sync), ABCLK (as TDM BCLK), and DLRCLK/DBCLK (as AUXLRCLK/AUXBCLK). This mode allows glueless connection to a single SHARC SPORT, eliminating external multiplexers. The AD1838AS becomes a scalable audio hub - critical in digital mixing consoles or broadcast processors where the AD1838AS serves as the central I/O bridge between DSP and analog stages.
Can the AD1838AS operate with a single 5 V supply, and what are the implications for digital I/O voltage levels?
Yes, the AD1838AS can operate with a single 5 V supply applied to both AVDD and DVDD, but ODVDD must still be supplied at 3.0–5.0 V to ensure correct digital I/O voltage levels. When ODVDD = 3.3 V, the digital interface (CIN, CCLK, CLATCH, COUT, DSDATAx, ASDATA, etc.) is 3.3 V–tolerant - allowing direct connection to 3.3 V logic without level shifters. This dual-supply flexibility makes the AD1838AS compatible with mixed-voltage systems, a key advantage in modern embedded audio designs where the AD1838AS interfaces with both 5 V analog circuitry and 3.3 V digital controllers.
AD1838AS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 52-QFP
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 6
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 105 / 108
- Dynamic Range, ADCs / DACs (db) Typ:
- 105 / 108
- Voltage - Supply, Analog:
- 4.5V ~ 5.5V
- Voltage - Supply, Digital:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 52-MQFP (10x10)
AD1838AS FAQ
1.How can I place an order for AD1838AS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1838AS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1838AS reliable?
The price and inventory of AD1838AS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1838AS is usually 5 days.
3.What payment methods are accepted for AD1838AS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1838AS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1838AS?
AD1838AS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1838AS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1838AS?
For technical support, including AD1838AS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1838AS requirements.
6.How does Aetrix verify that AD1838AS is sourced from the original manufacturer or authorized distributors?
All AD1838AS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1838AS meets industry standards.
7.What is the process for return or replacement of AD1838AS?
All AD1838AS units undergo pre-shipment inspection (PSI). If there is an issue with AD1838AS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1838AS part is unused and in its original packaging.
Return procedure for AD1838AS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1838AS Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

