Analog Devices Inc. AD1843JS
- Part No.:
- AD1843JS
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 80-BQFP
- Datasheet:
-
AD1843JS.pdf
- Description:
- IC CODEC STEREO 5V 16BIT 80PQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,912
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1843JS from Analog Devices is a single-chip 16-bit stereo audio and quad-channel modem/fax codec with dual ∑∆ ADCs, four ∑∆ DACs, three on-chip PLLs, 13 analog inputs, and 7 analog outputs. It supports V.34/V.32bis standards, simultaneous 4-sample-rate operation (4–54 kHz), and mixed +5 V/+3 V supply operation in an 80-lead PQFP package - deployed in integrated telephony gateways and DSP-based voice/data/fax terminals.
For engineers reviewing the AD1843JS datasheet, AD1843JS pinout, AD1843JS application, or AD1843JS equivalent, key selection criteria include its triple-PLL synchronization capability, 1 Hz programmable sample rate resolution, FIFO-buffered ADSP-21xx-compatible serial interface, and support for simultaneous audio/modem signal paths without beat frequency interference.
Technical Context
The AD1843JS implements Analog Devices' Continuous Time Oversampling (CTO) architecture to enable independent, concurrent sample-rate domains - audio (e.g., 48 kHz), modem (e.g., 12.8 kHz), resampler (e.g., 8 kHz), and video-sync (via SYNC[3:1] PLL inputs). Its digital mixing engine allows real-time analog-domain signal routing between 13 inputs and 7 outputs, with programmable gain/attenuation across all paths.
Dual decimation/interpolation filter banks are mode-specific: audio mode delivers 91.8 dB stopband rejection and ±0.016 dB passband ripple; modem mode provides 75.7 dB rejection with 0.442×FS passband; resampler mode achieves 92.2 dB rejection and 25/FS group delay. All DACs and ADCs feature A-weighted dynamic range >80 dB and THD+N ≤ –70 dB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ADC Architecture | Two stereo sigma-delta (∑∆) converters with autocalibration, 85 dB typical audio dynamic range, and 90 dB modem dynamic range at 12.8 kHz FS. |
| DAC Architecture | Four ∑∆ DACs: DAC1 (stereo line output), DAC2 (differential line or mono output), each with 80 dB dynamic range and ≤ –77 dB THD+N. |
| Sample Rate Range | 4 kHz to 54 kHz with 1 Hz resolution; supports simultaneous independent rates for audio, modem, fax, and resampling functions. |
| PLL & Synchronization | Three dedicated on-chip PLLs accepting external SYNC[3:1] clocks; enables sample-rate locking to video, telecom, or network timing references. |
| Analog I/O Count | 13 inputs (MICL/R, LINLP/N/RP/N, AUX1–3L/R, MIN, SUML/R) and 7 outputs (LOUT1L/R, LOUT2L±/R±, HPOUTL/C/R, MOUT, CMOUT). |
| Power Supply | +5 V analog (VCC), +5 V or +3 V digital (VDD); total current 250 mA @ 5 V / 175 mA @ 5 V/3 V; power-down current <1 mA (digital) / 0.5 mA (analog). |
| Digital Interface | FIFO-buffered TDM serial port compatible with ADSP-21xx DSPs; supports master/slave modes, 16-bit MSB-first transfers, and daisy-chain via TSO/TSI. |
Pinout & Package
AD1843JS is housed in an 80-lead Plastic Quad Flat Package (PQFP), S-80 option, with θJA = 96°C/W and θJC = 8.75°C/W. Pin assignments are validated per Analog Devices AD1843 Rev. 0 datasheet (pages 7–10).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SCLK, SDFS, SDI, SDO, CS, BM, TSO, TSI | Serial TDM interface signals | Supports 16-bit frame-synchronized data transfer with ADSP-21xx DSPs; BM controls master/slave arbitration; TSO/TSI enable multi-device daisy-chaining. |
| LINLP/LINLN, LINRP/LINRN | Differential line input pair | High-impedance (40 kΩ), low-noise differential inputs supporting ±3.1 Vp-p full-scale; configurable for balanced/unbalanced operation. |
| LOUT2LP/LOUT2LN, LOUT2RP/LOUT2RN | Differential line output pair | Low-impedance (1 Ω) differential outputs delivering 4.4 Vp-p full-scale; optimized for transformer-coupled telecom interfaces. |
| SYNC1–SYNC3 | External clock inputs for PLLs | Accept asynchronous reference clocks (e.g., video sync, network timing) to lock ADC/DAC sampling to external systems without jitter accumulation. |
| CONV1–CONV3, BIT1–BIT3 | Programmable clock outputs | Generate conversion clocks (1× or 128× sample rate) and bit clocks (V.32/V.34 compliant) for external modems, codecs, or PHY layers. |
| PWRDWN, RESET | Power management controls | PWRDWN enables quiet, synchronous power-down with 5 ms settling; RESET triggers asynchronous initialization - both restore control registers to defaults. |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous 4-sample-rate operation | Eliminates beat frequency noise in converged voice/data/fax products by isolating audio (48 kHz), modem (12.8 kHz), fax (8 kHz), and resampled streams. |
| On-chip triple PLL synchronization | Enables sample-rate locking to external video, telecom, or network clocks - critical for echo cancellation, conferencing, and synchronized playback/recording. |
| Configurable analog mixing matrix | Routes 13 analog inputs (MIC, LINE, AUX, SUM, MIN) to 7 outputs with programmable PGA, attenuation (–82.5 dB span), mute (–80 dB), and filtering. |
| CTO-based oversampling architecture | Delivers >85 dB audio dynamic range and <–70 dB THD+N without external anti-aliasing filters - reduces BOM cost and PCB area vs. legacy designs. |
| FIFO-buffered ADSP-21xx serial interface | Guarantees deterministic latency and eliminates CPU polling overhead in fixed-point DSP telephony applications using standard 16-bit TDM frames. |
Applications
| Voice/Data Converged Gateway | DSP-Based Telephony Terminal |
|---|---|
|
Use Scenario: Integrated VoIP gateway handling simultaneous PSTN voice calls, modem handshakes, and fax transmission over shared Ethernet backhaul. IC Role / Device Role / Timing Role: AD1843JS serves as unified analog front-end: ADCs digitize voice/modem/fax signals at native rates; DACs reconstruct mixed outputs; PLLs synchronize to network timing. Use Value: Eliminates need for separate audio and modem codecs, reducing component count by 2–3 ICs and enabling single-DSP architecture with deterministic latency. |
Use Scenario: Embedded telephony terminal with speakerphone, headset, line-in, and PC-hosted modem functionality - all active concurrently. IC Role / Device Role / Timing Role: AD1843JS manages four independent sample-rate domains: 48 kHz (headset audio), 8 kHz (PSTN line), 12.8 kHz (modem), and 44.1 kHz (PC playback), with zero beat interference. Use Value: Enables true full-duplex voice+data operation without audible artifacts - verified by >90 dB stopband rejection in modem-mode digital filters. |
| Modem/Fax Co-Processor Module | Professional Audio DSP Interface |
|
Use Scenario: Compact add-on module for industrial PCs performing fax-on-demand, remote diagnostics, and telemetry over POTS lines. IC Role / Device Role / Timing Role: AD1843JS acts as high-fidelity modem analog interface: DAC2 drives differential line interface at V.34 rates; ADCs capture incoming fax tones with 90 dB dynamic range. Use Value: Supports fallback to V.32bis/V.22bis without firmware change; CONV/ BIT outputs drive external line drivers directly - no additional clock generation IC required. |
Use Scenario: Low-latency audio processing platform for broadcast mixing, where analog inputs (mic/line/AUX) feed real-time DSP effects before output to monitors/headphones. IC Role / Device Role / Timing Role: AD1843JS provides 13-input analog summing bus, programmable PGA (22.5 dB span), and dual DAC outputs (LOUT1 + HPOUT) with independent sample-rate control. Use Value: Achieves <–94 dB interchannel crosstalk and ±0.5 dB gain matching - meets broadcast-grade channel separation requirements without external op-amps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio/modem codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD1848JST | Single-sample-rate (48 kHz only), no on-chip PLLs, 8 analog inputs, 4 analog outputs, TQFP-100 package. | Lacks simultaneous multi-rate and external sync capability; suitable for PC sound cards but not converged telephony. | Select AD1843JS when V.34 modem support, triple-PLL synchronization, or >4 analog inputs are required. |
| TLV320AIC23BIPW | 2 ADC / 2 DAC channels, I²S/MSB-first SPI interface, 96 dB SNR, no modem support, 28-pin TSSOP package. | Optimized for portable audio; lacks analog mixer, resampler, or telecom-grade line drivers. | Choose AD1843JS for full telephony integration; TLV320AIC23BIPW fits battery-powered audio-only systems. |
Compared with AD1848JST and TLV320AIC23BIPW, the AD1843JS uniquely integrates telecom-grade modem functionality, triple-PLL synchronization, and 13-input analog mixing - making it the only solution capable of replacing discrete audio + modem codec pairs in space-constrained gateways.
Availability
AD1843JS is available at Aetrix Electronics and suitable for voice/data convergence gateways, DSP-based telephony terminals, and industrial modem/fax co-processor modules requiring stable component supply and long-term lifecycle support.
Supply support for AD1843JS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD1843JS belongs to the SoundComm™ codec family, designed specifically for DSP-based telephony infrastructure requiring simultaneous audio, modem, and fax signal processing in a single chip.
FAQ
What is the primary function of the AD1843JS in a telephony system?
The AD1843JS serves as a complete analog front-end codec for converged voice/data/fax applications. It integrates dual ∑∆ ADCs, four ∑∆ DACs, three on-chip PLLs, and a flexible analog mixer - enabling simultaneous audio (48 kHz), modem (12.8 kHz), and fax (8 kHz) signal paths without beat frequency interference. The AD1843JS replaces multiple discrete codecs in gateways and DSP-based terminals.
Does the AD1843JS support V.34 modem standards?
Yes, the AD1843JS explicitly supports V.34, V.32bis, and fallback modem standards per its official product description and specifications. Its dual DAC architecture, programmable bit clocks (BIT1–BIT3), and modem-mode digital filters (75.7 dB stopband rejection at 12.8 kHz) are engineered for compliance with ITU-T V-series protocols - confirmed in Analog Devices AD1843 Rev. 0 documentation.
How many analog inputs and outputs does the AD1843JS provide?
The AD1843JS provides thirteen analog inputs - including MICL/R, LINLP/N/RP/N, AUX1–3L/R, MIN, and SUML/R - and seven analog outputs - LOUT1L/R, LOUT2L±/R±, HPOUTL/C/R, MOUT, and CMOUT. This I/O count is validated in the "Analog Signals" section of the AD1843JS datasheet (pages 9–10) and matches the pin configuration diagram for the 80-lead PQFP package.
What package type is used for the AD1843JS?
The AD1843JS uses an 80-lead Plastic Quad Flat Package (PQFP), designated S-80 in Analog Devices' ordering information. Thermal characteristics are θJA = 96°C/W and θJC = 8.75°C/W. This package is distinct from the 100-lead TQFP used by the AD1843JST variant - confirmed in the "Ordering Information" table on page 7 of the AD1843 Rev. 0 datasheet.
Can the AD1843JS operate with mixed +5 V and +3 V supplies?
Yes, the AD1843JS supports mixed-supply operation: +5 V analog supply (VCC) and +3 V digital supply (VDD). Total current draw drops from 250 mA (5 V/5 V) to 175 mA (5 V/3 V), and digital power-down current falls to 1 mA. This dual-supply capability is specified in the "POWER SUPPLY" section (page 6) and enables lower-power system designs while maintaining full analog performance.
AD1843JS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 80-BQFP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Type:
- Stereo Audio
- Data Interface:
- Serial
- Resolution (Bits):
- 16 b
- Number of ADCs / DACs:
- 1 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 92 / 86
- Dynamic Range, ADCs / DACs (db) Typ:
- 85 / 80
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 2.85V ~ 5.25V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 80-PQFP (14x14)
AD1843JS FAQ
1.How can I place an order for AD1843JS through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1843JS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1843JS reliable?
The price and inventory of AD1843JS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1843JS is usually 5 days.
3.What payment methods are accepted for AD1843JS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1843JS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1843JS?
AD1843JS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1843JS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1843JS?
For technical support, including AD1843JS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1843JS requirements.
6.How does Aetrix verify that AD1843JS is sourced from the original manufacturer or authorized distributors?
All AD1843JS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1843JS meets industry standards.
7.What is the process for return or replacement of AD1843JS?
All AD1843JS units undergo pre-shipment inspection (PSI). If there is an issue with AD1843JS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1843JS part is unused and in its original packaging.
Return procedure for AD1843JS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1843JS Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas Electronics Corporation

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas Electronics Corporation

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

