My Inquiry
My Account
Analog Devices Inc. AD1846JP
- Part No.:
- AD1846JP
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 68-LCC (J-Lead)
- Datasheet:
-
AD1846JP.pdf
- Description:
- 16-BIT STEREO CODEC
- Quantity:
- Payment:
- Shipping:
Inventory:1,404
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1846JP from Analog Devices is a 16-bit parallel-port stereo audio codec integrating ∑∆ ADCs and DACs, programmable analog/digital gain/attenuation, on-chip interpolation/decimation filters, and byte-wide ISA/EISA bus interface - operating from a single +5 V supply with 48 kHz max sample rate and 80 dB DAC dynamic range. It serves as the core audio data conversion engine in PC motherboard and add-in sound cards for Windows Sound System compliance.
For engineers reviewing the AD1846JP datasheet, AD1846JP pinout, AD1846JP application, or AD1846JP equivalent, this page delivers verified technical context, exact pin functions, real-world audio system integration constraints, and validated alternative options for legacy PC audio design continuity and component obsolescence mitigation.
Technical Context
The AD1846JP implements dual 16-bit ∑∆ ADCs with fourth-order modulators and linear-phase decimation filters (0–0.4×FS passband, ±0.1 dB ripple, 74 dB stopband rejection), plus dual 16-bit ∑∆ DACs with 64× oversampling, digital interpolation, and analog switched-capacitor/continuous-time anti-imaging filtering. It supports simultaneous stereo capture and playback via DMA or programmed I/O using a 2-pin address bus (ADR1:0) to access 21 internal registers.
Its analog signal path includes independent PGA gain (0–22.5 dB in 1.5 dB steps per channel), auxiliary analog mixing (AUX1/AUX2 with ±12 dB to –34.5 dB attenuation), and mute-controlled line-level outputs (L_OUT/R_OUT). Digital mixing is supported between ADC output and DAC input with 94.5 dB attenuation range and zero-crossing volume update to eliminate zipper noise.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit linear PCM, µ-law, or A-law - enables 96 dB dynamic range in linear mode or 72 dB in A-law for bandwidth-constrained PC audio buses. |
| DAC Dynamic Range | 80–83 dB (A-weighted, –60 dB input) - meets Windows Sound System fidelity requirements for consumer multimedia playback. |
| ADC Dynamic Range | 70–75 dB (A-weighted, –60 dB input) - sufficient for line/mic input digitization with acceptable SNR in business-class audio systems. |
| Sample Rate Range | 5.5 kHz to 48 kHz - covers all standard PC audio rates including 8, 11.025, 22.05, 32, 44.1, and 48 kHz derived from 16.9344 MHz or 24.576 MHz crystals. |
| Interface | Byte-wide parallel (DATA7:0, RD/WR, CS, ADR1:0) - directly connects to ISA/EISA buses without glue logic; generates DBEN/DBDIR for 74LS245 buffer control. |
| Power Supply | +5 V only (VCC/VDD = 4.75–5.25 V) - simplifies power design in legacy AT/ATX motherboards; 120 mA total operating current. |
| Analog Outputs | L_OUT/R_OUT line-level (0.707 Vrms full-scale, 600 Ω impedance) - drives standard PC audio jacks without external amplification. |
| Digital Mixing | Independent 94.5 dB attenuation (1.5 dB steps) of ADC data before summing with DAC input - enables software-controlled monitor mix without CPU overhead. |
Pinout & Package
AD1846JP is housed in a 68-lead Plastic Leaded Chip Carrier (PLCC) package with gull-wing leads, designed for surface-mount assembly on PC motherboard layers. Thermal and mechanical characteristics align with JEDEC MS-026, supporting reflow soldering and long-term reliability in desktop computing environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DATA7:0 | Bidirectional data bus | Transfers 8-bit control register values or 16-bit audio samples (LSB-first byte order); requires external transceiver (e.g., 74LS245) controlled by DBEN/DBDIR. |
| RD / WR | Active-low strobes | Define read/write cycles; timing-critical (tSTW ≥130 ns, tRDDV ≤40 ns) - must meet ISA bus setup/hold margins for reliable PIO operation. |
| CS | Chip select | Enables control register access only; ignored during DMA transfers - allows shared bus arbitration with other peripherals. |
| CDRQ / PDRQ | DMA request signals | Indicate ADC capture buffer full (CDRQ) or DAC playback buffer empty (PDRQ); asserted until DMA transfer completes - enables burst-mode data movement. |
| CDAK / PDAK | DMA acknowledge inputs | Active-low handshake confirming valid DMA read (CDAK) or write (PDAK); synchronizes host bus timing to codec internal sample clock. |
| L_LINE / R_LINE | Analog line inputs | Accept 1–3.1 Vpp line-level signals (100 kΩ input impedance); routed through multiplexer to PGA stage before ADC conversion. |
| L_MIC / R_MIC | Analog microphone inputs | Support mic-level (0.29–0.43 Vpp) or line-level inputs; programmable +18 dB digital gain compensates condenser mic sensitivity differences. |
| L_OUT / R_OUT | Analog line outputs | Deliver 0.707 Vrms full-scale stereo output (2.0 Vpp typical); include hardware mute (–80 dB attenuation) and DC-coupled to VREF (2.25 V). |
| XTAL1I/XTAL1O XTAL2I/XTAL2O |
Crystal oscillator inputs/outputs | Support 24.576 MHz (for 48/44.1/32 kHz) or 16.9344 MHz (for 22.05/11.025/8 kHz) crystals; internal oscillators eliminate external clock generator IC. |
| PWRDWN | Power-down control | Active-low signal reduces current to 0.5 mA per supply - used during system suspend or audio idle to cut codec power dissipation from 600 mW to 5 mW. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated ∑∆ ADC/DAC pairs | Eliminates need for separate converter ICs and external anti-aliasing/imaging filters - reduces BOM count and PCB area in space-constrained motherboard layouts. |
| On-chip digital interpolation/decimation | Provides 0.4×FS passband with ±0.1 dB ripple and 74 dB stopband rejection - ensures compliant frequency response without external FIR filter implementation. |
| Programmable analog gain (0–22.5 dB) | Compensates for varying source levels (mic vs. line) in a single hardware configuration - avoids manual gain trimpots or firmware calibration per board revision. |
| Digital mixing with zero-crossing attenuation | Enables real-time headphone monitoring with no audible zipper noise - critical for recording applications where volume changes occur mid-session. |
| Direct ISA/EISA bus interface | Generates DBEN/DBDIR control signals internally - removes requirement for discrete bus transceiver logic, simplifying schematic and layout verification. |
| Single +5 V operation | Removes need for dedicated analog/digital LDOs or charge pumps - lowers system cost and improves compatibility with legacy ATX power supplies. |
Applications
| Desktop PC Audio Subsystem | ISA Sound Card |
|---|---|
|
Use Scenario: Integrated audio solution on ATX motherboard for Windows 95/98 multimedia support. IC Role / Device Role / Timing Role: Primary stereo codec handling simultaneous 44.1 kHz playback and capture, synchronized to 24.576 MHz crystal, with DMA-driven data flow to southbridge. Use Value: Reduces component count by consolidating ADC, DAC, mixing, and bus interface into one PLCC device - accelerates time-to-market for OEM motherboard designs. |
Use Scenario: Add-in 16-bit stereo sound card for IBM PC/AT systems requiring Sound Blaster Pro compatibility. IC Role / Device Role / Timing Role: Core audio data converter interfacing to ISA bus via programmed I/O or single-channel DMA; uses 16.9344 MHz crystal for 22.05 kHz sampling. Use Value: Enables drop-in replacement for AD1848-based designs with identical pinout and register map - minimizes redesign effort and qualification testing. |
| Business-Class Conference Terminal | Legacy Industrial HMI Audio Interface |
|
Use Scenario: Audio input/output for VoIP-enabled conference phone with local mic mixing and line-out to speaker amplifier. IC Role / Device Role / Timing Role: Dual-role codec performing analog mic preamp gain control, digital mixing of AUX1 (phone line) with DAC output, and 8 kHz mono capture/playback. Use Value: On-chip analog mixing eliminates external op-amp circuitry; programmable mute prevents acoustic feedback during speakerphone operation. |
Use Scenario: Operator interface panel with audio alert generation and button-press tone feedback in factory automation equipment. IC Role / Device Role / Timing Role: Low-latency audio playback engine generating 1 kHz beeps and voice prompts at fixed 8 kHz sample rate using internal 16.9344 MHz crystal divider. Use Value: Power-down mode (0.5 mA) enables battery-backed operation during standby; VREF output provides stable bias for external comparator circuits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD1848KP | Pin- and register-compatible successor with extended temperature range (–40°C to +85°C) and improved THD+N (–75 dB vs –70 dB typ). | Designed for industrial PC platforms requiring wider thermal margin and lower distortion in high-noise factory environments. | Select AD1848KP when new designs require extended temp rating or tighter audio specs; AD1846JP remains valid for commercial desktop reuse. |
| CS4231-KQ | PCI-bus oriented codec with integrated AC'97 controller logic, different register map, and no PLCC package option. | Targets newer PC architectures post-1998; lacks native ISA parallel interface - requires bridge logic or FPGA adaptation for legacy bus use. | Choose CS4231-KQ only for PCI-based systems; not a functional substitute for AD1846JP in ISA designs due to incompatible interface and pinout. |
Compared with AD1848KP, AD1846JP offers identical functionality at lower cost and commercial temperature grade, while CS4231-KQ shifts architecture toward PCI/AC'97 - making AD1846JP the optimal choice for maintaining legacy ISA audio subsystems without redesign.
Availability
AD1846JP is available at Aetrix Electronics and suitable for desktop motherboard integration, ISA sound card refurbishment, business VoIP terminal development, and industrial HMI audio interface projects requiring stable component supply and long-term obsolescence management.
Supply support for AD1846JP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD1846JP belongs to Analog Devices' SoundPort® family of PC audio codecs, engineered specifically to deliver cost-optimized, single-supply stereo audio conversion for Windows Sound System-compliant desktop and embedded computing platforms.
FAQ
What is the primary function of the AD1846JP in a PC audio system?
The AD1846JP serves as the central stereo audio codec in legacy PC platforms, performing simultaneous 16-bit analog-to-digital conversion (ADC) of microphone/line inputs and digital-to-analog conversion (DAC) of playback streams. It integrates all required signal conditioning, filtering, mixing, and ISA/EISA bus interface logic - enabling full Windows Sound System compliance without external converters or glue logic. Its role is foundational to both capture and playback paths in AD1846JP-based audio subsystems.
Does the AD1846JP support both µ-law and A-law companding formats?
Yes, the AD1846JP natively supports 8-bit µ-law and A-law companded data formats alongside 16-bit linear PCM and 8-bit linear PCM. Format selection is controlled via bits in Register 8 (Clock and Data Format), and internal expansion/compression occurs transparently - µ-law expands to 14-bit linear, A-law to 13-bit linear, preserving precision while reducing bus bandwidth. This capability is explicitly confirmed in the AD1846JP datasheet Figures 2 and 3 and Register 8 definition.
How does the AD1846JP handle power-down mode, and what is its impact on system design?
The AD1846JP enters ultra-low-power mode when the PWRDWN pin is driven low, reducing analog and digital supply currents to 0.5 mA each and total power dissipation to 5 mW. In this state, all internal circuitry including the digital interface is disabled, but the device retains register settings. This allows rapid wake-up (<100 ms initialization time) and supports ACPI S3/S4 sleep states in desktop systems - a key design enabler for energy-efficient AD1846JP implementations in OEM motherboards.
Can the AD1846JP operate with only one external crystal, or are two required?
The AD1846JP can operate with either one or two crystals: XTAL1I/XTAL1O accepts 24.576 MHz for 48/44.1/32 kHz rates, and XTAL2I/XTAL2O accepts 16.9344 MHz for 22.05/11.025/8 kHz rates. The internal multiplexer selects between them under software control via Register 8. Using only one crystal is fully supported - the unused oscillator pins (e.g., XTAL2I/XTAL2O) are left unconnected, and the AD1846JP derives all required sample rates from the active crystal.
What is the purpose of the VREF and VREF_F pins on the AD1846JP?
VREF provides a buffered 2.25 V reference output (±0.25 V tolerance) used for DC-biasing external op-amps in AC-coupled analog stages or level-shifting circuits; it must not sink/source current. VREF_F is the dedicated bypass pin for the internal reference - requiring a 1 µF capacitor to analog ground (GNDA) to stabilize the reference voltage and ensure ADC/DAC accuracy. Both pins are essential for achieving specified dynamic range and THD+N performance in AD1846JP designs.
AD1846JP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 68-LCC (J-Lead)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Stereo Audio
- Data Interface:
- Parallel
- Resolution (Bits):
- 16 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- 75 / 83
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 68-PLCC (24.23x24.23)
AD1846JP FAQ
1.How can I place an order for AD1846JP through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1846JP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1846JP reliable?
The price and inventory of AD1846JP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1846JP is usually 5 days.
3.What payment methods are accepted for AD1846JP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1846JP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1846JP?
AD1846JP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1846JP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1846JP?
For technical support, including AD1846JP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1846JP requirements.
6.How does Aetrix verify that AD1846JP is sourced from the original manufacturer or authorized distributors?
All AD1846JP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1846JP meets industry standards.
7.What is the process for return or replacement of AD1846JP?
All AD1846JP units undergo pre-shipment inspection (PSI). If there is an issue with AD1846JP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1846JP part is unused and in its original packaging.
Return procedure for AD1846JP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1846JP Tags
-
NAU88C22YG
Nuvoton Technology Corporation
-
TLV320AIC3100IRHBR
Texas Instruments
-
DA7212-01UM2
Renesas Electronics Corporation
-
NAU8810YG
Nuvoton Technology Corporation
-
DA7218-00U32
Renesas Electronics Corporation
-
CMX655DQ6-TR1K
CML Micro
-
SGTL5000XNLA3
NXP Semiconductors
-
TLV320AIC3104IRHBR
Texas Instruments
-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated
-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated
-
TLV320AIC3106IRGZR
Texas Instruments
-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
