Analog Devices Inc. AD1980JST
- Part No.:
- AD1980JST
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 48-LQFP
- Datasheet:
-
AD1980JST.pdf
- Description:
- IC CODEC STEREO 6-DAC 20B 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,985
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1980JST from Analog Devices is an AC '97 2.3–compliant audio codec IC for PC motherboard and multimedia sound card applications, featuring six 20-bit DAC channels (5.1 surround), 16-bit ADCs, integrated stereo headphone amplifier, S/PDIF output, and variable sample rate support from 7 kHz to 96 kHz. It delivers >90 dB dynamic range and operates with 5.0 V analog and 3.3 V digital supplies in a 48-lead LQFP package.
For engineers reviewing the AD1980JST datasheet, AD1980JST pinout, AD1980JST application, or AD1980JST equivalent, key selection considerations include AC '97 interface timing compliance, jack-sense–enabled auto topology switching, software-controlled VREF_OUT for microphone bias, integrated parametric equalizer, and power-down state granularity across ADC, DAC, and mixer blocks.
Technical Context
The AD1980JST implements a dual-path AC '97 2.3 interface with dedicated SDATA_IN/SDATA_OUT streams, BIT_CLK (12.288 MHz), SYNC, and RESET signals. Its internal PLL supports crystal (24.576 MHz), reference clock (14.31818 MHz), or USB clock (48 MHz) inputs for system clocking.
It integrates separate analog signal chains: a 16-bit stereo ADC path with programmable gain amplifier (0–22.5 dB), and six 20-bit DAC paths (Front L/R, Center, LFE, Surround L/R) with independent volume control, mute, and EQ bypass. Analog mixing, jack sense (JS0/JS1), EAPD control, and SPDIF TX are fully register-configurable via AC '97 control registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Audio Interface | AC '97 2.3 compliant serial interface with 12.288 MHz BIT_CLK, frame-sync, and reset signaling |
| DAC Resolution | 20-bit PCM DACs for all six channels (Front, Center, LFE, Surround L/R), enabling high-fidelity 5.1 audio playback |
| ADC Resolution | 16-bit stereo ADC with programmable PGA (0–22.5 dB gain) supporting MIC, LINE_IN, CD, AUX, PHONE_IN inputs |
| Dynamic Range | ≥90 dB A-weighted (DAC), ≥82 dB (ADC), meeting CD-quality audio fidelity requirements |
| Sample Rate Range | 7 kHz to 96 kHz variable-rate operation, including double-rate mode at fS = 96 kHz |
| Analog Supplies | AVDD = 4.75–5.25 V (typ. 5.0 V); DVDD = 3.15–3.45 V (typ. 3.3 V); enables mixed-supply system integration |
| Package | 48-lead LQFP (ST-48), 7 mm × 7 mm, 0.5 mm pitch - compatible with standard PC motherboard layout practices |
Pinout & Package
AD1980JST is housed in a 48-lead Low Profile Quad Flatpack (LQFP), designated ST-48 per Analog Devices' ordering guide. Thermal resistance is JA = 50.1°C/W and JC = 17.8°C/W under JEDEC 2S2P test conditions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 5, 8 | SDATA_OUT / SDATA_IN | AC-Link bidirectional serial data pins: SDATA_OUT carries codec output stream to host; SDATA_IN receives host input stream |
| 6, 10, 11 | BIT_CLK / SYNC / RESET | Core AC-Link timing: BIT_CLK (12.288 MHz) synchronizes data transfer; SYNC frames each 256-bit slot; RESET initiates hardware initialization |
| 2, 3 | XTL_IN / XTL_OUT | Crystal oscillator interface for 24.576 MHz reference; supports alternative clock modes (14.31818 MHz, 48 MHz) |
| 13, 14, 15, 18–24 | PHONE_IN, AUX_L/R, CD_L/R, LINE_IN_L/R, MC1/MC2 | Seven analog input terminals supporting line-level, CD, mic (dual-channel), and phone-in sources with configurable gain and routing |
| 31, 32, 35, 36, 37, 39, 41 | CENTER_OUT, LFE_OUT, LINE_OUT_L/R, MONO_OUT, SURR_OUT_L/R (HP_OUT_L/R) | Seven analog outputs: full 5.1 channel set plus mono speakerphone and shared headphone/surround outputs |
| 17, 16 | JS0, JS1 | Jack sense inputs enabling automatic topology detection and reconfiguration of HP/SURR output functions |
| 27, 28 | VREF, VREFOUT | Voltage reference filter and programmable MIC bias output (2.25 V or 3.65 V, 5 mA drive) |
| 47 | EAPD | External Amplifier Power-Down control output for Class-D or AB amplifier enable/disable sequencing |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Parametric Equalizer | Configurable 5-band EQ with coefficient storage in on-chip memory, enabling real-time tone shaping without host CPU overhead |
| Auto Topology Switching | Hardware-accelerated jack sensing (JS0/JS1) triggers automatic reassignment of SURR_OUT_L/R to HP_OUT_L/R when headphones are inserted |
| Granular Power Management | 11 discrete power-down states controlled via register 26h, allowing independent shutdown of ADC, DAC banks, mixer, or full codec |
| S/PDIF Output | Dedicated SPDIF pin (Pin 48) supporting consumer-grade digital audio transmission without external transceiver |
| Software-Controlled VREF_OUT | VREFOUT voltage selectable between 2.25 V (VREFH = 0) and 3.65 V (VREFH = 1) via register 76h for optimal MIC preamp biasing |
Applications
| Desktop PC Audio Subsystem | Industrial HMI Audio Interface |
|---|---|
Use Scenario: Integrated audio solution on ATX/mATX motherboard, delivering 5.1 surround sound to front panel jacks and rear I/O. IC Role / Device Role / Timing Role: Primary AC '97 codec managing all analog I/O, digital audio streaming, and jack-sense–driven output routing. Use Value: Eliminates need for discrete op-amps, level shifters, and external clock buffers-reducing BOM count by ≥7 components versus discrete design. | Use Scenario: Audio feedback and voice prompt capability in factory-floor HMIs with isolated line-out and mono speakerphone output. IC Role / Device Role / Timing Role: Audio interface bridging ARM-based controller to analog speakers, microphones, and telephone subsystem via MONO_OUT and LINE_IN_R/L. Use Value: Enables simultaneous dual-input capture (MIC + LINE_IN) and multi-output playback (LINE_OUT + MONO_OUT) with <10 µs inter-channel skew. |
| Legacy Embedded Media Player | PC-Based VoIP Terminal |
Use Scenario: Compact media player using USB-to-AC '97 bridge chip, requiring low-jitter clock generation and high-SNR playback. IC Role / Device Role / Timing Role: Clock master via integrated PLL; provides stable 12.288 MHz BIT_CLK with ≤750 ps jitter referenced to crystal input. Use Value: Achieves <–90 dB THD+N on LINE_OUT and >90 dB DAC dynamic range-meeting CD audio specification without post-filtering. | Use Scenario: Softphone endpoint with headset jack, microphone input, and EAPD-driven amplifier for speaker-mute during calls. IC Role / Device Role / Timing Role: Dual-role audio processor: ADC captures mic/line input; DAC drives headset; EAPD controls external amp power state. Use Value: Hardware-based EAPD assertion ensures <25 ns propagation delay from mute command to analog output disable-preventing click/pop artifacts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD1981BASTZ | Enhanced AC '97 2.3 codec with 20-bit ADC (vs. 16-bit), integrated AC-Link PHY, and lower 400 mW typical power dissipation | Targeted at mobile and low-power notebooks; lacks SPDIF output and dual MIC preamp support | Select AD1981BASTZ only if higher ADC resolution and reduced thermal load are required-and SPDIF is not needed. |
| ALC655-VD | Realtek AC '97 codec with 18-bit DAC/ADC, integrated jack retasking, and lower cost; no parametric EQ or VREFOUT programmability | Cost-optimized for budget desktop motherboards; supports only basic 5.1 playback without advanced features like auto down-mix | Choose ALC655-VD for price-sensitive designs where EQ, jack-sense flexibility, and 20-bit DAC fidelity are non-critical. |
Compared with AD1980JST, AD1981BASTZ offers superior ADC performance and power efficiency but sacrifices SPDIF and dual-MIC capability; ALC655-VD provides functional AC '97 compatibility at lower cost but omits parametric EQ, programmable VREFOUT, and 20-bit DAC resolution-making it unsuitable for high-fidelity or feature-rich embedded audio.
Availability
AD1980JST is available at Aetrix Electronics and suitable for desktop motherboard design, industrial HMI audio interfaces, legacy media players, and PC-based VoIP terminals requiring stable component supply, long-lifecycle support, and AC '97 2.3 compliance.
Supply support for AD1980JST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor company specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, communications, and industrial systems.
The AD1980JST belongs to Analog Devices' AC '97 audio codec product line, engineered specifically for PC platform audio subsystems requiring robust noise immunity, flexible input/output routing, and hardware-accelerated features such as jack sensing and power-state control.
FAQ
What is the maximum supported sample rate for the AD1980JST DAC and ADC paths?
The AD1980JST supports variable-rate audio up to 96 kHz for DAC playback (double-rate mode) and up to 48 kHz for ADC recording under standard AC '97 timing. The DAC rate registers (2Ch–30h) allow independent configuration per channel, while ADC rate (32h) sets the common sampling frequency for both stereo input channels. All rates are synchronized to the internal PLL, which accepts 24.576 MHz, 14.31818 MHz, or 48 MHz reference clocks.
Does the AD1980JST support true 5.1-channel analog output simultaneously?
Yes, the AD1980JST provides six dedicated analog output channels-LINE_OUT_L/R (front), CENTER_OUT, LFE_OUT, and SURR_OUT_L/R-each driven by its own 20-bit DAC. These outputs can be active concurrently with independent volume, mute, and EQ settings. The pinout confirms physical separation: Pins 35/36 (Front), 31 (Center), 32 (LFE), and 39/41 (Surround), enabling full 5.1 analog signal distribution without time-division multiplexing.
How does jack sense (JS0/JS1) function in the AD1980JST, and what configurations does it enable?
JS0 and JS1 are dedicated analog input pins that detect insertion/removal of 3.5 mm audio jacks. Their states are read via register 72h and trigger hardware-assisted topology switching: when headphones are detected, SURR_OUT_L/R automatically remaps to HP_OUT_L/R; when removed, they revert to surround output. This eliminates host software polling and enables seamless front-panel audio sharing-critical for desktop PCs with combined headphone/speaker jacks.
What are the power-down capabilities of the AD1980JST, and how are they controlled?
The AD1980JST offers 11 discrete power-down states controlled through Register 26h (Power-Down Ctrl/Stat). Each state disables specific blocks-e.g., "ADC + ALL DACs" (PR=111, PD=000 0011) reduces total current to 12 mA (AVDD) / 8 mA (DVDD), while "Standby" (PR=111, PD=011 1111) draws zero current. States are selected by writing PR[6:0] and PD[6:0] bits, enabling precise power gating for thermal and battery-life optimization in portable or fanless systems.
Can the AD1980JST generate its own AC '97 BIT_CLK, or must it be supplied externally?
The AD1980JST generates BIT_CLK internally using its integrated PLL and crystal oscillator (XTL_IN/XTL_OUT pins). In primary (master) mode, it drives BIT_CLK (Pin 6) at 12.288 MHz with ±1.0 ppm accuracy and ≤750 ps jitter. External BIT_CLK input is supported only in secondary mode (via BIT_CLK as input), but this is rarely used-designs typically configure AD1980JST as the AC '97 link master, simplifying clock tree architecture and eliminating need for external clock generator.
AD1980JST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- SoundMAX®
- Package/Case:
- 48-LQFP
- Packaging:
- Bag
- Product Status:
- Obsolete
- Type:
- Audio Codec '97
- Data Interface:
- Serial
- Resolution (Bits):
- 16, 20 b
- Number of ADCs / DACs:
- 2 / 6
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- 82 / 90
- Voltage - Supply, Analog:
- 4.75V ~ 5.25V
- Voltage - Supply, Digital:
- 3.15V ~ 3.45V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
AD1980JST FAQ
1.How can I place an order for AD1980JST through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1980JST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1980JST reliable?
The price and inventory of AD1980JST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1980JST is usually 5 days.
3.What payment methods are accepted for AD1980JST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1980JST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1980JST?
AD1980JST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1980JST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1980JST?
For technical support, including AD1980JST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1980JST requirements.
6.How does Aetrix verify that AD1980JST is sourced from the original manufacturer or authorized distributors?
All AD1980JST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1980JST meets industry standards.
7.What is the process for return or replacement of AD1980JST?
All AD1980JST units undergo pre-shipment inspection (PSI). If there is an issue with AD1980JST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1980JST part is unused and in its original packaging.
Return procedure for AD1980JST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1980JST Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

