Analog Devices Inc. AD1986JSTZ
- Part No.:
- AD1986JSTZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- CODECS
- Package:
- 48-LQFP
- Datasheet:
-
AD1986JSTZ.pdf
- Description:
- IC CODEC HD AUDIO AC'97 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,435
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD1986JSTZ from Analog Devices is an AC '97 2.3-compliant audio codec IC for PC motherboard and desktop audio subsystems, integrating six 24-bit DACs (5.1 surround), dual 20-bit ADCs, S/PDIF output, integrated headphone amplifiers, and programmable gain amplifiers with up to 30 dB boost. It supports variable sample rates from 7 kHz to 96 kHz and delivers >90 dB dynamic range.
For engineers reviewing the AD1986JSTZ datasheet, AD1986JSTZ pinout, AD1986JSTZ application, or AD1986JSTZ equivalent, key selection considerations include AC '97 v2.3 interface compliance, jack-sense topology support for up to 8 jacks, software-controllable VREF_OUT signals for microphone biasing, and independent LINE_OUT/HP_OUT drive capability with 32 Ω and 10 kΩ load optimization.
Technical Context
The AD1986JSTZ implements a full AC '97 v2.3 digital audio controller interface with BIT_CLK (12.288 MHz), SYNC, SDATA_IN/OUT, and RESET signaling. Its analog core features Σ-Δ modulation with 24-bit DACs (91 dB A-weighted dynamic range) and 20-bit ADCs (−85 dB THD+N), all operating from separate AVDD (5.0 V or 3.3 V) and DVDD (3.3 V) supplies.
It integrates an on-chip PLL for system clocking, parametric equalizer with coefficient storage, advanced jack sense logic using two input pins (JACK_SENSE_A/B) to detect insertion across eight jacks, and flexible analog routing-e.g., MIC_1/2, LINE_IN_L/R, and C/LFE pins can be software-selected as microphone inputs with shared VREF_OUT bias control per group.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Audio Interface | AC '97 Revision 2.3 compliant serial link with BIT_CLK, SYNC, SDATA_IN/OUT, and hardware RESET. |
| DAC Resolution & Channels | 24-bit resolution across six channels: FRONT_L/R, SURROUND_L/R, CENTER/LFE - enabling true 5.1 digital audio playback. |
| ADC Resolution & Channels | 20-bit resolution dual-channel ADC supporting stereo microphone, line-in, CD, AUX, and phone inputs with PGA gain up to +30 dB. |
| Sample Rate Range | 7 kHz to 96 kHz in 1 Hz increments (7–48 kHz); double-rate mode at exactly 96 kHz for high-fidelity playback. |
| Analog Output Drive | Separate LINE_OUT (10 kΩ load, 1 VRMS full-scale) and HP_OUT (32 Ω load, 1 VRMS full-scale) pins with independent enable/control. |
| Jack Sense Capability | Detects insertion on up to 8 audio jacks using only two dedicated pins (JACK_SENSE_A/B) and external resistor networks - reduces PCB routing complexity. |
| Power Management | Multiple power-down modes controlled via PR[0:6] bits; full codec idle draws just 2.4 mA (AVDD) + 14.5 mA (DVDD); standby consumes 0.05 mA AVDD. |
Pinout & Package
AD1986JSTZ is housed in a 48-pin LQFP package (7 mm × 7 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per Analog Devices Rev. 0 datasheet, including dedicated AC '97 interface pins, analog I/O grouped by signal type (MIC/LINE/C/LFE), three independent VREF_OUT outputs, and dual-purpose pins supporting jack sharing (e.g., SURR_OUT_L doubles as LINE_IN_L).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BIT_CLK (Pin 6) | AC Link bit clock input | 12.288 MHz master clock derived from AC '97 host controller; jitter ≤750 ps ensures low-noise DAC timing. |
| SDATA_IN (Pin 8) | AC Link serial data input | Receives 256-bit frame (13 slots) from host - carries ADC data, register writes, and control commands. |
| JACK_SENSE_A (Pin 16) | Jack presence detection input | Reads resistor-divider voltage from jacks 0–3; used with JACK_SENSE_B to identify up to 8 insertions without GPIO expansion. |
| VREF_OUT (MIC_1/2) (Pin 28) | Programmable microphone bias reference | Software-selectable 0 V, 2.25 V, or 3.7 V output (AVDD = 5.0 V) - eliminates external bias resistors for MIC_1/2 inputs. |
| LINE_OUT_L (Pin 43) | Front left line-level output | Capable of driving 10 kΩ loads at 1 VRMS; also supports 32 Ω headphone loads when HPSEL is configured - enables shared physical connector design. |
| HP_OUT_R (Pin 41) | Right-channel headphone driver | Integrated Class-AB amplifier delivering 1 VRMS into 32 Ω; independent from LINE_OUT path - allows simultaneous line-out and headphone use. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated parametric equalizer | Configurable 5-band EQ with coefficient storage in dedicated registers (0x60/0x62) - enables real-time tonal correction without host CPU intervention. |
| Triple VREF_OUT outputs | Independent software-controlled bias references for MIC_1/2, LINE_IN, and C/LFE pin groups - removes need for 3× external bias networks and simplifies layout. |
| Advanced jack sharing logic | Hardware-assisted swapping between MIC/LINE_IN/SURR/CENTER/LFE functions on shared pins (e.g., MIC_1 ↔ LINE_IN_L) - reduces required jacks and connectors on compact motherboards. |
| Auto-down mix & channel spreading | On-the-fly stereo-to-mono downmix and mono-to-stereo spreading in analog mixer - supports telephony speakerphone (MONO_OUT) and legacy 2-channel output paths. |
| Reduced external component count | Internal microphone mixing, line/mic/C-LFE sharing, and dual headphone drivers eliminate ≥12 discrete passives (resistors, capacitors, op-amps) per typical implementation. |
Applications
| Desktop PC Audio Subsystem | Industrial HMI Audio Interface |
|---|---|
Use Scenario: Integrated audio solution on ATX/mATX motherboard with front-panel headphone jack, rear-line-in/out, mic-in, and optical S/PDIF output. IC Role / Device Role / Timing Role: AC '97 codec managing all analog audio conversion, jack sensing, headphone amplification, and S/PDIF serialization under host southbridge control. Use Value: Single-chip replacement for multi-component audio solutions - reduces BOM cost by $0.35–$0.60 and saves ~18 mm² PCB area versus discrete DAC+ADC+amp+jack-detect design. | Use Scenario: Operator terminal with voice prompt playback, microphone-based command input, and line-level audio monitoring in factory automation panel. IC Role / Device Role / Timing Role: Primary audio interface handling 5.1 playback for status alerts, stereo recording for voice logging, and jack-sense-triggered UI state changes. Use Value: Reliable 8-jack detection enables hot-plug identification of headset, mic, and line devices - eliminates manual configuration and improves field serviceability. |
| Embedded Thin Client Audio | Legacy PC Peripheral Docking Station |
Use Scenario: Low-power thin client with integrated speakers, mono microphone, and optional headphone output - requires minimal external components and tight thermal envelope. IC Role / Device Role / Timing Role: Audio subsystem codec providing 20-bit ADC capture, 24-bit DAC playback, and EAPD-controlled external amplifier enable. Use Value: Standby current of 0.05 mA (AVDD) extends battery life in portable thin clients; EAPD pin directly controls Class-D amp enable/disable with no additional logic. | Use Scenario: USB-to-PCIe docking station adding rear-panel audio I/O (line-in/out, mic, SPDIF) to ultrabook systems lacking native headers. IC Role / Device Role / Timing Role: Bridge codec translating USB audio class commands into AC '97 protocol for legacy-compatible audio processing. Use Value: S/PDIF_OUT and software-configurable sample rate (7–96 kHz) support both consumer PCM and professional AES3 transport - expands dock compatibility beyond basic Windows audio stack. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD1985JSTZ | Lacks advanced jack sense (max 4 jacks), no parametric EQ, no triple VREF_OUT; uses older register map (LOSEL vs LOHPEN). | Suitable for basic 2-channel desktop audio without multi-jack or EQ requirements. | Select AD1985JSTZ only if legacy BIOS/UEFI support or lower gate count is prioritized over feature set. |
| ALC655-VD | Realtek AC '97 codec with 18-bit DACs (85 dB DR), no S/PDIF, no programmable VREF, fixed 48 kHz-only sampling. | Targeted at cost-sensitive OEM motherboards where audio fidelity and flexibility are secondary to BOM minimization. | Choose ALC655-VD only for entry-tier systems accepting reduced SNR and no variable-rate operation. |
Compared with AD1986JSTZ, AD1985JSTZ omits critical enhancements like 8-jack detection and parametric EQ - limiting upgrade path for modern audio UIs; ALC655-VD trades resolution, flexibility, and integration depth for lower unit cost, making it unsuitable for applications requiring >90 dB dynamic range or 7–96 kHz sample rate agility.
Availability
AD1986JSTZ is available at Aetrix Electronics and suitable for desktop motherboard design, industrial HMI audio interfaces, and embedded thin client platforms requiring stable component supply, long-lifecycle support, and AC '97 v2.3 compliance.
Supply support for AD1986JSTZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and communications infrastructure.
The AD1986JSTZ belongs to Analog Devices' AC '97 audio codec product line, engineered specifically for PC platform audio subsystems requiring high-fidelity multichannel playback, flexible input routing, and robust jack presence detection in space-constrained designs.
FAQ
What AC '97 revision does AD1986JSTZ comply with?
AD1986JSTZ complies fully with AC '97 Revision 2.3 specifications, including timing parameters, register map, and functional behavior. It supports all mandatory features such as double-rate audio (96 kHz), S/PDIF output, and enhanced power management modes defined in that standard. The device passes AC '97 v2.3 compliance testing per Intel's published guidelines.
Does AD1986JSTZ support independent headphone and line-out operation?
Yes, AD1986JSTZ supports independent operation of headphone and line-out paths via dedicated HP_OUT_L/R and LINE_OUT_L/R pins, each with separate enable bits (HPSEL and LOSEL in Register 0x7A). This allows simultaneous driving of headphones (32 Ω) and line-level outputs (10 kΩ) without signal crosstalk or performance degradation - a key capability confirmed in the functional block diagram and pin description tables of the AD1986JSTZ datasheet.
How many audio jacks can AD1986JSTZ monitor simultaneously?
AD1986JSTZ can detect insertion on up to eight audio jacks using only two dedicated input pins - JACK_SENSE_A (pins 0–3) and JACK_SENSE_B (pins 4–7) - combined with external resistor networks. This advanced jack sense architecture is explicitly documented in the "Jack Presence Detection" section (Page 48) and register maps (Registers 0x72, 0x78) of the AD1986JSTZ datasheet.
What is the maximum programmable gain for microphone inputs on AD1986JSTZ?
The AD1986JSTZ provides programmable gain amplification up to +30 dB for microphone inputs (MIC_1/2, LINE_IN, C/LFE), implemented in the ADC path with 1.5 dB step resolution. This gain range is specified in Table 4 ("Programmable Gain Amplifier-ADC") and supported by register bits in the ADC Volume (0x1C) and ADC Select (0x1A) registers - enabling robust signal capture from low-output electret microphones without external preamplification.
Is S/PDIF output available on AD1986JSTZ, and what format does it support?
Yes, AD1986JSTZ includes a dedicated S/PDIF_OUT pin (Pin 48) supporting consumer-grade S/PDIF format with selectable copy protection (PRE bit in Register 0x3A) and channel status configuration (CC[6:0]). The output is compatible with standard optical or coaxial transmitters and operates at sample rates from 44.1 kHz to 96 kHz - verified in the "S/PDIF Control" register description (Page 32) and functional block diagram (Figure 1) of the AD1986JSTZ datasheet.
AD1986JSTZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- SoundMAX®
- Package/Case:
- 48-LQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Audio Codec '97, HD
- Data Interface:
- Serial
- Resolution (Bits):
- 20 b
- Number of ADCs / DACs:
- 2 / 6
- Sigma Delta:
- No
- S/N Ratio, ADCs / DACs (db) Typ:
- -
- Dynamic Range, ADCs / DACs (db) Typ:
- 85 / 91
- Voltage - Supply, Analog:
- 4.5V ~ 5.5V
- Voltage - Supply, Digital:
- 2.97V ~ 3.63V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-LQFP (7x7)
AD1986JSTZ FAQ
1.How can I place an order for AD1986JSTZ through Aetrix?
Please submit a Request for Quotation (RFQ) for AD1986JSTZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD1986JSTZ reliable?
The price and inventory of AD1986JSTZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD1986JSTZ is usually 5 days.
3.What payment methods are accepted for AD1986JSTZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD1986JSTZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD1986JSTZ?
AD1986JSTZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD1986JSTZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD1986JSTZ?
For technical support, including AD1986JSTZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD1986JSTZ requirements.
6.How does Aetrix verify that AD1986JSTZ is sourced from the original manufacturer or authorized distributors?
All AD1986JSTZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD1986JSTZ meets industry standards.
7.What is the process for return or replacement of AD1986JSTZ?
All AD1986JSTZ units undergo pre-shipment inspection (PSI). If there is an issue with AD1986JSTZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD1986JSTZ part is unused and in its original packaging.
Return procedure for AD1986JSTZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD1986JSTZ Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

