Analog Devices Inc. AD4002BCPZ-RL7
- Part No.:
- AD4002BCPZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
AD4002BCPZ-RL7.pdf
- Description:
- IC ADC 18BIT SAR 10LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,287
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD4002BCPZ-RL7 from Analog Devices is an 18-bit, 2 MSPS pseudo-differential successive approximation register (SAR) analog-to-digital converter with Easy Drive input architecture, single 1.8 V supply operation, and SPI-compatible serial interface. It delivers ±3.2 LSB INL, 95 dB SNR at 1 kHz, and 98 dB oversampled dynamic range (OSR = 2), targeting high-precision data acquisition in space-constrained industrial and medical systems.
For engineers reviewing the AD4002BCPZ-RL7 datasheet, AD4002BCPZ-RL7 pinout, AD4002BCPZ-RL7 application, or AD4002BCPZ-RL7 equivalent, this page provides verified technical context, real-world design meaning of key specs, validated pin functions, confirmed alternative parts with documented differences, and supply support for volume deployment in precision instrumentation.
Technical Context
The AD4002BCPZ-RL7 implements a true SAR architecture with no pipeline latency-first conversion is accurate and deterministic. Its Easy Drive input reduces acquisition-phase current to ≤1 μA at 2 MSPS and extends acquisition time to ≥79% of cycle time, eliminating need for dedicated ADC drivers in many configurations.
It supports pseudo-differential input spanning 0 V to VREF (2.4 V–5.1 V), input span compression for single-supply amplifier interfacing, and integrated overvoltage clamps sinking up to 50 mA. The SPI/QSPI/MICROWIRE/DSP-compatible interface operates with 1.8 V–5.5 V logic via separate VIO, enabling direct connection to diverse host processors without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 18-bit, guaranteed no missing codes-ensures full code coverage across full input range without gaps. |
| Throughput Rate | 2 MSPS maximum-supports accurate capture of signals up to ~10 MHz bandwidth with Nyquist compliance. |
| INL | ±3.2 LSB max-enables <12 ppm linearity error for 0.01% accuracy in calibration-critical applications. |
| SNR | 95 dB at fIN = 1 kHz, VREF = 5 V-provides >15.8 effective number of bits (ENOB) for low-noise measurement. |
| Power (2 MSPS) | 14 mW total (VDD + VIO + VREF)-enables high-speed precision in battery-powered or thermally constrained designs. |
| Input Voltage Range | 0 V to VREF, with VREF = 2.4 V–5.1 V-allows flexible reference selection while preserving full 18-bit code range. |
| Operating Temperature | −40°C to +125°C-qualified for industrial and automotive under-hood environments without derating. |
Pinout & Package
AD4002BCPZ-RL7 is housed in a 10-lead 3 mm × 3 mm LFCSP package with exposed pad (CP-10-9). The exposed pad must be connected to GND per layout guidelines but is not required for electrical specification compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 REF | Reference Input Voltage | Accepts external 2.4 V–5.1 V reference; requires local 10 μF X7R decoupling to GND for noise immunity. |
| 2 VDD | Analog Power Supply | 1.71 V–1.89 V supply; bypassed with 0.1 μF ceramic capacitor to minimize switching noise coupling into analog core. |
| 3 IN+ | Pseudo-Differential Analog Input (+) | Samples voltage relative to IN−; full-scale range = 0 V to VREF; supports overvoltage clamp up to 5.4 V. |
| 4 IN− | Analog Ground Sense | Provides remote sense point for differential input; connects to system analog ground or driver output common. |
| 5 GND | Power Supply Ground | Primary return path for VDD, REF, and analog circuitry; must be low-impedance plane connection. |
| 6 CNV | Convert Control Input | Edge-triggered start signal; rising edge initiates conversion and selects CS vs. daisy-chain interface mode. |
| 7 SDO | Serial Data Output | 18-bit straight-binary result synchronized to SCK falling edge; tri-stated when CNV/SDI high in CS mode. |
| 8 SCK | Serial Clock Input | Accepts up to 100 MHz clock (VIO ≥ 2.7 V); timing-critical for achieving 2 MSPS throughput in turbo mode. |
| 9 SDI | Serial Data Input / Mode Select | Configures interface mode on CNV rising edge (high = CS, low = daisy-chain); used for register writes in CS mode. |
| 10 VIO | Digital I/O Power | Independent 1.71 V–5.5 V supply enabling direct interfacing with 1.8 V/2.5 V/3.3 V/5 V hosts without level shifters. |
Key Features
| Feature | Design Value |
|---|---|
| Easy Drive Input Architecture | Reduces input current to ≤1 μA at 2 MSPS and extends acquisition phase to ≥79% of cycle time-enables direct drive from low-output-impedance amplifiers without buffer stages. |
| Input Span Compression | Allows single-supply amplifier operation while maintaining full 0–VREF input range-eliminates need for negative rail in front-end signal conditioning. |
| Integrated Overvoltage Clamp | Sinks up to 50 mA at IN+/IN−-protects ADC core during transient overvoltage events and minimizes reference pin disturbance. |
| Turbo Mode Interface | Enables 2 MSPS throughput with minimum 75 MHz SCK-reduces digital power vs. standard SPI and simplifies isolation barrier design. |
| Wide Logic Voltage Support | VIO range 1.71 V–5.5 V-permits native interfacing with microcontrollers, FPGAs, and DSPs across multiple voltage domains. |
Applications
| Automated Test Equipment | Medical Imaging Front-End |
|---|---|
Use Scenario: High-channel-count digitizers capturing multi-sensor waveforms with sub-100 ns timing alignment. IC Role / Device Role / Timing Role: Precision SAR ADC acquiring synchronized analog inputs at 2 MSPS with zero pipeline latency. Use Value: Enables simultaneous sampling across 16+ channels using daisy-chained AD4002BCPZ-RL7 units, reducing FPGA resource usage and board area. |
Use Scenario: Portable ultrasound beamformer requiring low-power, high-SNR digitization of echo signals. IC Role / Device Role / Timing Role: Low-noise 18-bit ADC converting amplified RF receive paths with 95 dB SNR at 1 kHz. Use Value: Delivers >15.8 ENOB for improved image contrast resolution while operating from 1.8 V supply to extend battery life. |
| Industrial Process Monitoring | Battery-Powered Precision DMM |
Use Scenario: Distributed sensor nodes measuring temperature, pressure, and strain in harsh factory environments. IC Role / Device Role / Timing Role: Ruggedized ADC operating from −40°C to +125°C with guaranteed 18-bit no-missing-codes performance. Use Value: Eliminates calibration drift concerns across wide temperature range, reducing field maintenance and recalibration frequency. |
Use Scenario: Handheld digital multimeter requiring 6½-digit resolution with fast update rate and long battery runtime. IC Role / Device Role / Timing Role: Low-power SAR ADC consuming only 70 μW at 10 kSPS in standby-ready mode. Use Value: Achieves 18-bit precision with 14 mW active power at 2 MSPS, enabling rapid auto-ranging without thermal drift penalties. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD4003BCPZ-RL7 | Same 18-bit resolution and Easy Drive architecture, but rated for 1 MSPS max throughput and optimized for lower power (4.9 mW at 1 MSPS). | Better suited for cost-sensitive, lower-throughput systems where 2 MSPS is unnecessary and thermal budget is tighter. | Select AD4003BCPZ-RL7 when system sampling requirement is ≤1 MSPS and average power must stay below 5 mW. |
| AD7606C-18BSTZ | 8-channel simultaneous-sampling 18-bit SAR ADC with internal reference and parallel/serial interface; consumes 110 mW at 1 MSPS. | Targets multi-channel synchronized acquisition where channel count outweighs per-channel power efficiency. | Choose AD7606C-18BSTZ when simultaneous sampling across ≥4 channels is mandatory and board space allows larger 64-lead LQFP package. |
Compared with AD4003BCPZ-RL7 and AD7606C-18BSTZ, the AD4002BCPZ-RL7 uniquely balances 2 MSPS speed, 14 mW power, and 3 mm × 3 mm footprint-making it optimal for single-channel, space-constrained, high-speed precision applications where latency and size are critical.
Availability
AD4002BCPZ-RL7 is available at Aetrix Electronics and suitable for automated test equipment, medical imaging front-ends, and industrial process monitoring requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for AD4002BCPZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The AD4002BCPZ-RL7 belongs to the AD400x Easy Drive SAR ADC family, engineered specifically for high-accuracy, low-power, space-constrained data acquisition systems where driver complexity, power, and board area must be minimized.
FAQ
What is the maximum achievable throughput for AD4002BCPZ-RL7, and what conditions are required?
The AD4002BCPZ-RL7 achieves its rated 2 MSPS maximum throughput only when turbo mode is enabled and the SCK clock frequency is ≥75 MHz (VIO ≥ 2.7 V) or ≥80 MHz (VIO < 2.7 V). At lower SCK rates or in standard CS mode, throughput drops to 1.75 MSPS or less. This is explicitly defined in Table 4 of the datasheet and verified in timing diagrams Figure 52 and Figure 54.
Does AD4002BCPZ-RL7 require an external driver amplifier for signal conditioning?
No-AD4002BCPZ-RL7's Easy Drive architecture reduces input current to ≤1 μA at 2 MSPS and extends acquisition time to ≥79% of the conversion cycle, enabling direct interface with low-output-impedance amplifiers such as the ADA4897-1 or AD8021 without a dedicated buffer stage. This is confirmed in the General Description and Figure 2 of the datasheet.
What reference voltage range is supported by AD4002BCPZ-RL7, and how does it affect performance?
AD4002BCPZ-RL7 accepts an external reference voltage (VREF) from 2.4 V to 5.1 V. Performance scales accordingly: SNR is 95 dB at 5 V and 89 dB at 2.5 V; INL remains ±3.2 LSB across the full range. Reference current draw is 0.75 mA at 2 MSPS with 5 V VREF, as specified in Table 1 under REF Current.
How does the input overvoltage clamp function in AD4002BCPZ-RL7, and what protection does it provide?
The AD4002BCPZ-RL7 input overvoltage clamp activates when IN+ or IN− exceeds VREF by ~0.25 V (e.g., 5.25 V threshold at 5 V VREF) and sinks up to 50 mA continuously. It protects the internal sampling capacitors and minimizes disturbance on the REF pin, eliminating need for external Schottky diodes. Deactivation time is 360 ns, per Table 1.
Is AD4002BCPZ-RL7 pin-compatible with other devices in the AD400x family?
Yes-AD4002BCPZ-RL7 is pin-compatible with AD4003/AD4007/AD4011 in both 10-lead MSOP (RM-10) and 10-lead LFCSP (CP-10-9) packages, as stated in the Features section and confirmed in Pin Configurations (Figures 3 and 4). This enables drop-in replacement within the same package footprint for throughput or power trade-offs.
AD4002BCPZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 18
- Sampling Rate (Per Second):
- 2M
- Number of Inputs:
- 1
- Input Type:
- Pseudo-Differential
- Data Interface:
- SPI, DSP
- Configuration:
- ADC
- Ratio - S/H:ADC:
- -
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External
- Voltage - Supply, Analog:
- 1.71V ~ 1.89V
- Voltage - Supply, Digital:
- 1.7V ~ 5.5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD4002BCPZ-RL7 FAQ
1.How can I place an order for AD4002BCPZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD4002BCPZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD4002BCPZ-RL7 reliable?
The price and inventory of AD4002BCPZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD4002BCPZ-RL7 is usually 5 days.
3.What payment methods are accepted for AD4002BCPZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD4002BCPZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD4002BCPZ-RL7?
AD4002BCPZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD4002BCPZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD4002BCPZ-RL7?
For technical support, including AD4002BCPZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD4002BCPZ-RL7 requirements.
6.How does Aetrix verify that AD4002BCPZ-RL7 is sourced from the original manufacturer or authorized distributors?
All AD4002BCPZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD4002BCPZ-RL7 meets industry standards.
7.What is the process for return or replacement of AD4002BCPZ-RL7?
All AD4002BCPZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with AD4002BCPZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD4002BCPZ-RL7 part is unused and in its original packaging.
Return procedure for AD4002BCPZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD4002BCPZ-RL7 Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

