Analog Devices Inc. AD4683BCPZ-RL
- Part No.:
- AD4683BCPZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD4683BCPZ-RL.pdf
- Description:
- IC ADC 16BIT SAR 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD4683BCPZ-RL from Analog Devices is a dual, simultaneous-sampling, 16-bit pseudo-differential SAR ADC operating at 500 kSPS with 2.5 V internal reference, ±2.5 LSB INL max, and 3 mm × 3 mm 16-lead LFCSP package - designed for high-precision motor current sensing and power quality monitoring in industrial control systems.
For engineers reviewing the AD4683BCPZ-RL datasheet, AD4683BCPZ-RL pinout, AD4683BCPZ-RL application, or AD4683BCPZ-RL equivalent, this page delivers verified specifications, real-world timing behavior (tACQUIRE = 1810 ns, tQUIET = 1500 ns), oversampling-enabled SNR up to 93.4 dB, and validated alternative selection guidance for dual-channel precision data acquisition.
Technical Context
The AD4683BCPZ-RL implements two independent successive approximation register (SAR) cores with shared serial interface and on-chip oversampling logic, enabling rolling-average noise reduction at OSR ×8 with RES = 1. Its pseudo-differential input structure requires AINA−/AINB− biased at VREF/2 (1.25 V nominal) while accepting 0 V to VREF (2.5 V or 3.3 V) on AINA+/AINB+.
Conversion is initiated by CS falling edge, sampled on that edge, and completed in 190 ns (tCONVERT); data is read via SPI with SDOA/SDOB outputs supporting twos-complement format, 1.65 V–3.6 V logic compatibility, and ALERT function configurable via CONFIGURATION1/CONFIGURATION2 registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit native; supports resolution boost to 18-bit via oversampling (OSR ×8, RES = 1). |
| Throughput Rate | 500 kSPS - fixed maximum sampling rate per channel, enabling synchronized dual-channel acquisition every 2 µs. |
| INL Error (max) | ±2.5 LSB - guarantees monotonicity and ≤0.038% full-scale linearity error over −40°C to +125°C. |
| SNR (typ) | 87.5 dB at 1 kHz with 3.3 V external reference - translates to effective resolution of ~14.2 bits under standard conditions. |
| Oversampled SNR | 93.4 dB at OSR ×8 - enables 18-bit effective resolution for low-bandwidth applications (e.g., <62.5 kHz BW). |
| Input Bandwidth | 25 MHz (−3 dB) - supports accurate digitization of fast transients in motor phase currents or power harmonics. |
| Power Dissipation | 20.2 mW (VCC) + 1.7 mW (VLOGIC) at 500 kSPS - optimized for thermally constrained industrial modules. |
Pinout & Package
AD4683BCPZ-RL uses a 3 mm × 3 mm, 16-lead LFCSP (CP-16-451) with exposed pad (EPAD) requiring PCB ground connection. Pin functions are validated per Analog Devices Rev. A datasheet Figure 6 and Table 7.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 10 GND | Ground reference points | Low-impedance return path for analog/digital domains; EPAD must be connected to same ground plane. |
| 2 VLOGIC | Logic interface supply | Accepts 1.65 V–3.6 V; powers SPI interface; decouple with 1 µF capacitor to GND. |
| 4 VCC | Analog power supply | 3.0 V–3.6 V supply for SAR core and reference; decouple with 1 µF capacitor to GND. |
| 5, 6 AINB−, AINB+ | Pseudo-differential input pair B | AINB− sets common-mode bias (typically VREF/2); AINB+ accepts 0–VREF signal - matched impedance critical. |
| 7, 8 AINA−, AINA+ | Pseudo-differential input pair A | Identical behavior to AINB−/AINB+; simultaneous sampling ensures <100 ps aperture delay match between channels. |
| 9 REFCAP | Internal reference decoupling | Connects to 0.1 µF capacitor to GND; stabilizes 2.5 V bandgap reference output at REFIO. |
| 11 REFIO | Reference I/O | Supplies 2.5 V internal reference or accepts 2.5–3.3 V external reference; requires 1 µF decoupling. |
| 12 CS | Chip select / conversion trigger | Active-low; falling edge initiates conversion and frames SPI transfer; tQUIET = 1500 ns required before edge. |
| 13 SDOA | Serial data output A | Outputs ADC A or B result or register data; MSB-first, twos-complement; series 100 Ω resistor recommended near pin. |
| 14 SDOB/ALERT | Serial data output B or alert indicator | Configurable via CONFIGURATION2.SDO bit; ALERT asserts low when result exceeds programmed thresholds. |
| 15 SDI | Serial data input | Writes to CONFIGURATION1/2, ALERT registers; setup/hold times tSDIS/tSDIH = 1 ns each relative to SCLK falling edge. |
| 16 SCLK | Serial clock input | Drives SPI interface; min period 25 ns (40 MHz max); tSCLKH/tSCLKL ≥ 10 ns; tSCLKED = 0.8 ns from CS fall. |
Key Features
| Feature | Design Value |
|---|---|
| Dual simultaneous sampling | Guarantees <100 ps aperture delay match between ADC A and B - essential for I/Q demodulation and motor phase current correlation. |
| On-chip oversampling (OSR ×8) | Improves SNR by 5.9 dB and reduces effective noise floor to 1.2 µV rms - eliminates need for external digital filtering in low-BW apps. |
| Alert function with threshold registers | Hardware-level out-of-range detection on either channel; reduces host processor interrupt load and enables real-time fault response. |
| Resolution boost mode | Enables 18-bit output word (LSB = 9.5 µV @ 2.5 V ref) without external post-processing - simplifies firmware for high-accuracy measurements. |
| −40°C to +125°C operation | Rated for extended temperature range; validated performance across full range including gain error drift ≤±3 ppm/°C and offset drift ≤±5 µV/°C. |
Applications
| Motor Control Current Sense | Power Quality Monitoring |
|---|---|
|
Use Scenario: Real-time measurement of three-phase motor winding currents using shunt resistors and isolated amplifiers. IC Role / Device Role / Timing Role: Dual simultaneous sampling captures instantaneous A/B phase currents with <100 ps skew, enabling precise field-oriented control (FOC) vector calculation. Use Value: Eliminates phase misalignment errors in torque estimation; supports 500 kSPS sustained sampling for 10 kHz current loop bandwidth. |
Use Scenario: Detection of voltage sags, swells, harmonics, and flicker in industrial AC distribution networks. IC Role / Device Role / Timing Role: Simultaneous acquisition of voltage and current waveforms at 500 kSPS with 93.4 dB oversampled SNR for Class A power analyzers. Use Value: Enables IEEE 1459-compliant harmonic analysis up to 50th order (2.5 kHz) with <0.1% magnitude accuracy. |
| Sonar Signal Digitization | Erbium-Doped Fiber Amplifier (EDFA) Control |
|
Use Scenario: Digitizing echo return signals from underwater transducers with wide dynamic range and low latency. IC Role / Device Role / Timing Role: Pseudo-differential inputs reject common-mode noise from high-voltage pulse drivers; 190 ns conversion time enables tight timing control. Use Value: Supports 25 MHz input bandwidth and 87.5 dB SNR to resolve weak echoes amid strong near-field reflections. |
Use Scenario: Closed-loop monitoring of pump laser diode current and photodiode feedback in optical amplifier modules. IC Role / Device Role / Timing Role: Dual-channel acquisition synchronizes laser drive current and output power sampling for real-time gain stabilization. Use Value: 2.5 LSB INL and 0.07% gain error match ensure stable EDFA gain control within ±0.05 dB over temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel, pseudo-differential SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD4682BCPZ-RL | Same pinout and architecture but rated for 1 MSPS throughput; higher IVCC (8.4 mA vs. 5.6 mA) and shorter tACQUIRE (810 ns). | Better suited for servo control loops requiring >20 kHz update rates; less optimal for thermally constrained or low-power designs. | Select AD4682BCPZ-RL only if system demands >500 kSPS per channel and can accommodate higher power dissipation. |
| AD7383BCPZ-RL7 | 16-bit, pseudo-differential, dual SAR ADC with 1 MSPS; no oversampling or resolution boost; lower SNR (85 dB typ) and wider INL (±3.5 LSB). | Lacks hardware alert and oversampling; requires external digital filtering for noise-sensitive applications like power quality. | Choose AD7383BCPZ-RL7 where cost sensitivity outweighs SNR/feature requirements and oversampling is implemented in FPGA/DSP. |
Compared with AD4683BCPZ-RL, AD4682BCPZ-RL offers higher speed at increased power cost, while AD7383BCPZ-RL7 sacrifices oversampling and alert functionality for lower unit cost - making AD4683BCPZ-RL the optimal balance of precision, integrated features, and thermal efficiency for industrial DAQ.
Availability
AD4683BCPZ-RL is available at Aetrix Electronics and suitable for motor control position feedback, power quality monitoring, and sonar signal digitization requiring stable component supply, long-term industrial lifecycle support, and guaranteed traceable sourcing.
Supply support for AD4683BCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The AD468x family was designed specifically for high-accuracy, dual-channel simultaneous sampling in demanding industrial automation and energy infrastructure applications - emphasizing thermal stability, low-latency deterministic timing, and integrated signal conditioning features.
FAQ
What is the maximum sampling rate of the AD4683BCPZ-RL?
The AD4683BCPZ-RL has a fixed maximum throughput conversion rate of 500 kSPS per channel, confirmed in Table 2 of the Rev. A datasheet. This rate is achieved with tCYC = 2 µs between conversions and supports simultaneous sampling across both ADC A and ADC B without interleaving or latency penalties. The AD4683BCPZ-RL does not support programmable sample rates above this value.
Does the AD4683BCPZ-RL include an internal voltage reference?
Yes, the AD4683BCPZ-RL integrates a buffered 2.5 V internal reference with ±10 ppm/°C temperature coefficient and 7 µV rms noise, accessible via the REFIO pin. It can be used directly or overridden by an external 2.5 V–3.3 V reference; the REFSEL bit in CONFIGURATION1 register controls selection, and REFCAP requires a 0.1 µF decoupling capacitor.
How does the oversampling feature improve performance in the AD4683BCPZ-RL?
The AD4683BCPZ-RL implements rolling-average oversampling with configurable OSR up to ×8, improving SNR from 87.5 dB to 93.4 dB and enabling 18-bit effective resolution. This reduces system-level noise filtering requirements and supports lower-bandwidth applications such as power metering or sensor signal conditioning without external DSP resources.
What is the purpose of the SDOB/ALERT pin on the AD4683BCPZ-RL?
The SDOB/ALERT pin on the AD4683BCPZ-RL serves dual roles: as SDOB, it outputs conversion results from ADC B; as ALERT, it asserts low when a channel's result exceeds user-defined thresholds stored in ALERT_LOW_THRESHOLD and ALERT_HIGH_THRESHOLD registers. Activation requires setting ALERT_EN = 1 in CONFIGURATION1 and SDO = 1 in CONFIGURATION2.
Is the AD4683BCPZ-RL compatible with 1.8 V logic interfaces?
Yes, the AD4683BCPZ-RL supports 1.65 V–3.6 V logic supply (VLOGIC), fully covering 1.8 V, 2.5 V, and 3.3 V digital interfaces. Input thresholds scale with VLOGIC (VIH = 0.8 × VLOGIC, VIL = 0.2 × VLOGIC), and output drive strength is specified down to 1.65 V, ensuring reliable SPI communication with modern low-voltage microcontrollers and FPGAs.
AD4683BCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 2
- Input Type:
- Pseudo-Differential
- Data Interface:
- Serial
- Configuration:
- ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-LFCSP (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD4683BCPZ-RL FAQ
1.How can I place an order for AD4683BCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD4683BCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD4683BCPZ-RL reliable?
The price and inventory of AD4683BCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD4683BCPZ-RL is usually 5 days.
3.What payment methods are accepted for AD4683BCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD4683BCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD4683BCPZ-RL?
AD4683BCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD4683BCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD4683BCPZ-RL?
For technical support, including AD4683BCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD4683BCPZ-RL requirements.
6.How does Aetrix verify that AD4683BCPZ-RL is sourced from the original manufacturer or authorized distributors?
All AD4683BCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD4683BCPZ-RL meets industry standards.
7.What is the process for return or replacement of AD4683BCPZ-RL?
All AD4683BCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD4683BCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD4683BCPZ-RL part is unused and in its original packaging.
Return procedure for AD4683BCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD4683BCPZ-RL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

