Analog Devices Inc. AD4684BCPZ-RL
- Part No.:
- AD4684BCPZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD4684BCPZ-RL.pdf
- Description:
- 1MSPS SINGLE ENDED DUAL ADC
- Quantity:
- Payment:

- Shipping:

Inventory:2,136
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD4684BCPZ-RL from Analog Devices is a 16-bit, dual simultaneous sampling SAR ADC with 4 single-ended analog inputs, 1 MSPS throughput, 87.5 dB SNR (VREF = 3.3 V), ±1.5 LSB INL (typ), and integrated 2.5 V reference (10 ppm/°C max). It operates from −40°C to +125°C in motor control current sense and power quality monitoring systems.
For engineers reviewing the AD4684BCPZ-RL datasheet, AD4684BCPZ-RL pinout, AD4684BCPZ-RL application, or AD4684BCPZ-RL equivalent, key selection considerations include dual-channel simultaneity, oversampling capability (OSR up to 8), channel sequencer mode, 3 mm × 3 mm LFCSP package, and support for 1.8 V/2.5 V/3.3 V logic interfaces.
Technical Context
The AD4684BCPZ-RL integrates two independent SAR ADCs sharing a 4-channel multiplexer and on-chip sequencer, enabling true simultaneous sampling of two input pairs (AINA0/AINA1 and AINB0/AINB1) at up to 1 MSPS. Its acquisition time is 850 ns per channel in single-pair mode.
It features an integrated oversampling block supporting OSR modes (up to OSR = 8), resolution boost (18-bit effective), and configurable alert function triggered by threshold violation on either ADC output. The internal 2.5 V reference is buffered and accessible via REFIO, with external reference support up to 3.3 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit native; supports 18-bit effective via resolution boost mode |
| Throughput Rate | 1 MSPS for single-channel pair; 500 kSPS in alternating-channel mode |
| SNR | 87.5 dB typical with 3.3 V external reference; 93 dB with OSR = 8 and 2.5 V internal reference |
| INL | ±1.5 LSB typical; ensures monotonicity and <1 LSB error across full temperature range |
| Reference | 2.5 V internal (10 ppm/°C max drift); supports external 2.5–3.3 V reference with decoupling |
| Operating Temp | −40°C to +125°C; qualified for industrial and automotive under-hood applications |
| Power Dissipation | 35 mW max at 1 MSPS (VCC = 3.3 V); 720 µW in shutdown mode |
Pinout & Package
AD4684BCPZ-RL is housed in a 16-lead, 3 mm × 3 mm lead frame chip scale package (LFCSP) with exposed pad (EPAD) requiring connection to GND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1, 10) | Ground reference | Primary ground return for analog, digital, and reference circuitry; must be low-impedance |
| VLOGIC (Pin 2) | Logic interface supply | 1.65–3.6 V supply for serial interface; enables level-shifting compatibility with 1.8 V/2.5 V/3.3 V controllers |
| REGCAP (Pin 3) | Internal regulator decoupling | 1 µF capacitor to GND required; stabilizes 1.9 V internal logic rail |
| VCC (Pin 4) | Analog core supply | 3.0–3.6 V supply for ADC core; decouple with 1 µF capacitor close to pin |
| AINB1, AINB0 (Pins 5, 6) | ADC B analog inputs | Single-ended inputs for second simultaneous channel pair; 0–VREF range |
| AINA1, AINA0 (Pins 7, 8) | ADC A analog inputs | Single-ended inputs for first simultaneous channel pair; 0–VREF range |
| REFCAP (Pin 9) | Reference decoupling | 0.1 µF capacitor to GND required for internal 2.5 V reference stability |
| REFIO (Pin 11) | Reference I/O | 2.5 V reference output or 2.5–3.3 V external reference input; requires 1 µF decoupling |
| CS (Pin 12) | Chip select | Active-low signal initiating conversion and framing SPI transfers; controls aperture timing |
| SDOA (Pin 13) | Serial data output A | MSB-first SPI output for ADC A results or register reads; supports 25 ns SCLK min period |
| SDOB/ALERT (Pin 14) | Dual-function terminal | Outputs ADC B data OR asserts low-active ALERT when result exceeds programmed thresholds |
| SDI (Pin 15) | Serial data input | Configures registers (CONFIGURATION1/2, ALERT thresholds) via SPI write commands |
| SCLK (Pin 16) | Serial clock | Master-controlled clock for SPI interface; 25 ns min period supports high-speed readback |
| EPAD | Exposed thermal pad | Mandatory GND connection for thermal dissipation and EMI reduction; improves PSRR |
Key Features
| Feature | Design Value |
|---|---|
| Dual simultaneous sampling | Enables precise phase-aligned capture of two analog signals (e.g., current + voltage) without inter-channel skew |
| On-chip oversampling (OSR up to 8) | Improves SNR by up to 5.5 dB and reduces effective noise floor without external filtering or FPGA processing |
| Channel sequencer mode | Automates cyclic sampling across all four inputs (AINA0→AINA1→AINB0→AINB1) with programmable order and timing |
| Alert function with threshold registers | Hardware-triggered interrupt (via SDOB/ALERT pin) eliminates polling overhead in real-time protection schemes |
| Small input sampling capacitance (5 pF hold / 18 pF track) | Reduces drive burden on front-end amplifiers-enables use of low-power op-amps like ADA4807-2 |
| −40°C to +125°C operation | Validated performance across full industrial temperature range; no derating required in motor control enclosures |
Applications
| Motor Control Current Sense | Power Quality Monitoring |
|---|---|
|
Use Scenario: Real-time measurement of phase currents in three-phase inverter drives using shunt resistors. IC Role / Device Role / Timing Role: Simultaneous sampling of two current channels (e.g., IA and IB) to reconstruct instantaneous power and detect overcurrent faults within <1 µs skew. Use Value: Enables field-oriented control (FOC) with <300 ps aperture delay match, eliminating torque ripple caused by sampling misalignment. |
Use Scenario: Continuous monitoring of voltage harmonics, flicker, and sag/swell events in smart grid metering and PQ analyzers. IC Role / Device Role / Timing Role: Dual-channel acquisition of line-to-line voltage and neutral current with synchronized timestamps for IEEE 1459-compliant calculations. Use Value: 93 dB SNR with OSR = 8 allows detection of 0.1% THD distortion at 50/60 Hz fundamental without external anti-aliasing filters. |
| Sonar Signal Acquisition | EDFA Optical Amplifier Control |
|
Use Scenario: Digitizing echo returns from ultrasonic transducers in industrial NDT or medical imaging systems. IC Role / Device Role / Timing Role: High-fidelity capture of narrowband RF bursts (100 kHz–2 MHz) with minimal aperture jitter (20 ps). Use Value: 85.3 dB SNR at 100 kHz and −100 dB SFDR preserve dynamic range for detecting weak echoes buried in noise floor. |
Use Scenario: Closed-loop bias control of pump lasers and photodiodes in erbium-doped fiber amplifiers. IC Role / Device Role / Timing Role: Simultaneous monitoring of forward/reverse optical power and thermistor temperature for thermal stabilization. Use Value: ±1.5 LSB INL and 10 ppm/°C reference drift ensure <0.05% gain error stability over temperature-critical for maintaining EDFA gain flatness. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel simultaneous sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD4685BCPZ-RL | Same pinout and architecture but rated for 500 kSPS max throughput; lower power (6 mA IVCC vs. 8.5 mA) | Better suited for cost-sensitive, lower-bandwidth systems where 1 MSPS is unnecessary | Select AD4685BCPZ-RL if system sampling requirement is ≤500 kSPS and power budget is constrained |
| AD7616BSTZ | 16-bit, 16-channel, simultaneous sampling SAR ADC; 1 MSPS per channel; larger 64-lead LQFP package | Supports higher channel count but lacks integrated oversampling and resolution boost functions | Choose AD7616BSTZ only when >4 channels are needed and board space permits larger footprint |
Compared with AD4684BCPZ-RL, AD4685BCPZ-RL trades speed for lower power and cost in identical form factor, while AD7616BSTZ expands channel count at the expense of oversampling capability, smaller package, and higher layout complexity.
Availability
AD4684BCPZ-RL is available at Aetrix Electronics and suitable for motor control position feedback, power quality monitoring, and sonar signal acquisition requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD4684BCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The AD4684BCPZ-RL belongs to Analog Devices' precision SAR ADC product line, engineered for high-speed, low-latency, simultaneous sampling applications in harsh environments where accuracy, timing integrity, and thermal robustness are critical.
FAQ
What is the maximum sampling rate supported by the AD4684BCPZ-RL?
The AD4684BCPZ-RL supports a maximum throughput rate of 1 MSPS when operating in single-channel pair mode (e.g., AINA0/AINA1 only). In alternating-channel mode (sequencing across all four inputs), the rate drops to 500 kSPS. This is confirmed in Table 1 of the Rev. A datasheet under "THROUGHPUT" with test condition SEQ = 0 for AD4684. The device achieves this using a dual SAR architecture with shared control logic and optimized acquisition timing.
Does the AD4684BCPZ-RL require an external reference voltage?
No, the AD4684BCPZ-RL includes a buffered 2.5 V internal reference with 10 ppm/°C maximum temperature coefficient, accessible via the REFIO pin. An external reference (2.5 V to 3.3 V) is optional and enabled by setting the REFSEL bit in CONFIGURATION1 register. When using the internal reference, a 0.1 µF capacitor on REFIO is mandatory; for external reference, a 1 µF capacitor is required per datasheet Section "PIN CONFIGURATION AND FUNCTION DESCRIPTIONS".
How does the oversampling feature improve performance in the AD4684BCPZ-RL?
The AD4684BCPZ-RL's oversampling block supports OSR modes up to 8, increasing effective SNR by up to 5.5 dB (e.g., from 87.5 dB to 93 dB) and reducing effective noise floor without external hardware. It operates by averaging multiple conversions and can be configured via OSR_MODE and OSR bits in CONFIGURATION2 register. Oversampling also lowers required SCLK speed and relaxes anti-aliasing filter requirements, directly improving dynamic range in low-bandwidth applications like power quality analysis.
What is the purpose of the SDOB/ALERT pin on the AD4684BCPZ-RL?
The SDOB/ALERT pin on the AD4684BCPZ-RL serves dual roles: it outputs ADC B conversion results during normal SPI readback, or asserts a low-active hardware interrupt when a conversion result exceeds user-defined thresholds stored in ALERT_LOW_THRESHOLD and ALERT_HIGH_THRESHOLD registers. This alert function eliminates software polling, enabling real-time fault response in motor control or protection relays. The mode is controlled by the ALERT_EN bit in the Alert Register.
Can the AD4684BCPZ-RL interface with a 1.8 V microcontroller?
Yes, the AD4684BCPZ-RL supports 1.8 V logic interfaces via its dedicated VLOGIC supply pin (Pin 2), which accepts 1.65 V to 3.6 V. When VLOGIC = 1.8 V, digital inputs (CS, SDI, SCLK) recognize VIH ≥ 1.44 V and VIL ≤ 0.36 V, while digital outputs (SDOA, SDOB/ALERT) drive VOH ≥ 1.5 V and VOL ≤ 0.4 V-fully compatible with standard 1.8 V CMOS I/O. This is specified in Table 1 under "DIGITAL INPUTS" and "DIGITAL OUTPUTS" sections of the datasheet.
AD4684BCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 1M
- Number of Inputs:
- 4
- Input Type:
- Single Ended
- Data Interface:
- Serial
- Configuration:
- MUX-ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 3V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-LFCSP (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD4684BCPZ-RL FAQ
1.How can I place an order for AD4684BCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD4684BCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD4684BCPZ-RL reliable?
The price and inventory of AD4684BCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD4684BCPZ-RL is usually 5 days.
3.What payment methods are accepted for AD4684BCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD4684BCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD4684BCPZ-RL?
AD4684BCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD4684BCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD4684BCPZ-RL?
For technical support, including AD4684BCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD4684BCPZ-RL requirements.
6.How does Aetrix verify that AD4684BCPZ-RL is sourced from the original manufacturer or authorized distributors?
All AD4684BCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD4684BCPZ-RL meets industry standards.
7.What is the process for return or replacement of AD4684BCPZ-RL?
All AD4684BCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD4684BCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD4684BCPZ-RL part is unused and in its original packaging.
Return procedure for AD4684BCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD4684BCPZ-RL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

