Analog Devices Inc. AD4685BCPZ-RL
- Part No.:
- AD4685BCPZ-RL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-WFQFN Exposed Pad, CSP
- Datasheet:
-
AD4685BCPZ-RL.pdf
- Description:
- 500KSPS SINGLE ENDED DUAL ADC
- Quantity:
- Payment:

- Shipping:

Inventory:4,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD4685BCPZ-RL from Analog Devices is a 16-bit, dual simultaneous sampling SAR ADC with 4 single-ended analog inputs, 500 kSPS throughput, ±1.5 LSB INL (typ), and integrated 2.5 V reference (10 ppm/°C max) in a 3 mm × 3 mm LFCSP package - used for high-precision motor current sensing and position feedback in industrial servo drives.
For engineers reviewing the AD4685BCPZ-RL datasheet, AD4685BCPZ-RL pinout, AD4685BCPZ-RL application, or AD4685BCPZ-RL equivalent, this page delivers verified specifications, real-world timing behavior, channel isolation performance, oversampling configuration impact on SNR, and validated alternative options for dual-channel precision data acquisition systems.
Technical Context
The AD4685BCPZ-RL implements two independent SAR cores with shared 4:2 multiplexer and hardware sequencer, enabling true simultaneous sampling of two channel pairs (AINA0/AINA1 and AINB0/AINB1). Its internal 2.5 V reference buffer supports external use via REFIO, while the separate VLOGIC supply (1.65 V–3.6 V) ensures compatibility with 1.8 V/2.5 V/3.3 V digital interfaces.
Oversampling is implemented via on-chip rolling average logic (OSR_MODE = 1), configurable up to OSR = 8, delivering 93 dB SNR at 100 kHz input with RES = 1 and internal 2.5 V reference - without requiring external DSP resources. Aperture jitter is specified at 20 ps, and channel-to-channel isolation reaches −109.7 dB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 16-bit native; supports resolution boost to 18-bit via oversampling (OSR = 8) |
| Throughput Rate | 500 kSPS per channel pair (single-channel mode); 250 kSPS per channel (alternating mode) |
| INL | ±1.5 LSB typical - ensures <0.0023% full-scale linearity error for closed-loop control |
| SNR | 93 dB typical with OSR = 8, RES = 1, VREF = 2.5 V - enables >15.5 ENOB at low bandwidth |
| Channel Isolation | −109.7 dB - prevents crosstalk-induced phase error in I/Q demodulation |
| Reference | 2.5 V internal (10 ppm/°C max); external reference support up to 3.3 V with 0.47 mA draw |
| Operating Temp | −40°C to +125°C - qualified for under-hood automotive and industrial motor drive environments |
Pinout & Package
AD4685BCPZ-RL is housed in a 16-lead, 3 mm × 3 mm lead frame chip scale package (LFCSP) with exposed pad (EPAD) requiring GND connection for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 10 | GND | Primary analog/digital ground reference; EPAD must be soldered to PCB ground plane |
| 2 | VLOGIC | Digital interface supply (1.65 V–3.6 V); decouple with 1 µF capacitor to GND |
| 3 | REGCAP | Internal regulator decoupling node (1.9 V typical); requires 1 µF capacitor to GND |
| 4 | VCC | Analog core supply (3.0 V–3.6 V); decouple with 1 µF capacitor to GND |
| 5, 6 | AINB1, AINB0 | Single-ended analog inputs for ADC B; 0 V to VREF range; 18 pF track capacitance |
| 7, 8 | AINA1, AINA0 | Single-ended analog inputs for ADC A; matched acquisition timing with ADC B |
| 9 | REFCAP | Band gap reference decoupling node (2.5 V typical); 0.1 µF capacitor required only for internal reference mode |
| 11 | REFIO | Reference input/output; supplies or accepts 2.5 V–3.3 V; requires 1 µF decoupling |
| 12 | CS | Active-low chip select; initiates conversion and frames serial data transfer |
| 13 | SDOA | Serial data output A; transmits ADC A or ADC B results and register reads |
| 14 | SDOB/ALERT | Dual-function pin: SDOB outputs ADC B data; ALERT asserts low on threshold violation |
| 15 | SDI | Serial data input; writes to CONFIGURATION1/2, ALERT, and threshold registers |
| 16 | SCLK | Serial clock input; minimum 25 ns period; controls timing of all SPI transfers |
Key Features
| Feature | Design Value |
|---|---|
| Dual simultaneous sampling | Guarantees time-aligned capture across two independent 2-channel pairs for vector control |
| On-chip oversampling block | Reduces SCLK speed requirements by 8× and improves SNR by 5.5 dB vs. base rate |
| Alert function with programmable thresholds | Hardware-triggered interrupt on out-of-range conversion - eliminates polling overhead |
| Separate VLOGIC supply | Enables direct interfacing to 1.8 V FPGAs or microcontrollers without level shifters |
| Small input sampling capacitor (15 pF) | Lowers amplifier drive burden - compatible with low-power drivers like ADA4807-2 |
Applications
| Motor Control Current Sense | Motor Control Position Feedback |
|---|---|
Use Scenario: Real-time sampling of phase currents in three-phase PMSM drives using shunt resistors. IC Role / Device Role / Timing Role: Dual simultaneous sampling ADC captures IA and IB at exact same instant to compute torque vector without phase skew. Use Value: −109.7 dB channel isolation prevents current measurement corruption from adjacent phase switching noise. | Use Scenario: High-resolution rotor position tracking via resolver or encoder analog outputs in servo amplifiers. IC Role / Device Role / Timing Role: Simultaneous acquisition of sine/cosine resolver signals preserves angular accuracy during rapid acceleration. Use Value: 20 ps aperture jitter limits position error to <0.003° at 10 krpm shaft speed. |
| Sonars | Power Quality Monitoring |
Use Scenario: Time-of-flight measurement in ultrasonic distance sensors using echo envelope detection. IC Role / Device Role / Timing Role: High SNR (93 dB with OSR) resolves weak return echoes amid ambient acoustic noise. Use Value: Oversampling reduces effective noise floor to 1.2 µVrms, enabling sub-millimeter resolution at 40 kHz. | Use Scenario: Harmonic analysis of grid voltage/current waveforms in DIN-rail energy meters. IC Role / Device Role / Timing Role: Dual ADC channels acquire voltage and current simultaneously for true power calculation. Use Value: ±1.5 LSB INL ensures <0.01% fundamental accuracy in Class 0.2 metering compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel simultaneous sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD4684BCPZ-RL | 1 MSPS throughput (vs. 500 kSPS); identical pinout, package, and feature set | Higher-speed control loops (e.g., field-oriented control at >20 kHz PWM) | Select when system requires faster sampling without changing layout or firmware interface |
| AD7616BSTZ | 16-bit, 16-channel, 1 MSPS, but uses successive approximation with different sequencer architecture and no resolution boost | Broad multi-sensor monitoring (e.g., PLC I/O modules), not optimized for dual-pair simultaneity | Choose when channel count >4 is needed and simultaneous sampling across all 16 channels is not required |
Compared with AD4685BCPZ-RL, AD4684BCPZ-RL offers double throughput in same footprint for latency-critical control, while AD7616BSTZ trades dual-pair simultaneity for higher channel density and simpler register mapping - making AD4685BCPZ-RL optimal for compact, precision dual-signal acquisition where timing alignment is non-negotiable.
Availability
AD4685BCPZ-RL is available at Aetrix Electronics and suitable for motor control position feedback, sonar time-of-flight measurement, and power quality monitoring requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for AD4685BCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD468x family targets high-accuracy, low-latency industrial data acquisition - specifically engineered for simultaneous dual-channel sampling in motor control, energy metering, and test equipment where timing integrity and thermal stability are critical.
FAQ
What is the maximum sampling rate supported by the AD4685BCPZ-RL?
The AD4685BCPZ-RL supports a maximum throughput rate of 500 kSPS in single-channel-pair mode (SEQ = 0) and 250 kSPS in alternating-channel mode (SEQ = 1). This is confirmed in Table 1 of the Rev. A datasheet under "THROUGHPUT" with test condition AD4685. The device achieves this rate while maintaining 16-bit resolution, ±1.5 LSB INL, and 93 dB SNR with oversampling enabled - making it suitable for demanding closed-loop control applications where timing alignment between dual channels is essential.
Does the AD4685BCPZ-RL include an internal voltage reference?
Yes, the AD4685BCPZ-RL integrates a buffered 2.5 V internal reference with a maximum temperature coefficient of 10 ppm/°C and 7 µVrms noise. This reference is accessible via the REFIO pin and can be used externally when configured correctly via the REFSEL bit in CONFIGURATION1. When using the internal reference, a 0.1 µF capacitor must be placed on REFIO, and the REFIO pin must be decoupled with a 1 µF capacitor to GND - as specified in Table 6 and Figure 33 of the datasheet.
Can the AD4685BCPZ-RL operate with a 1.8 V digital interface?
Yes, the AD4685BCPZ-RL supports 1.8 V digital interfaces through its dedicated VLOGIC supply pin (Pin 2), which accepts voltages from 1.65 V to 3.6 V. Logic levels are defined as VIL = 0.2 × VLOGIC and VIH = 0.8 × VLOGIC, ensuring reliable operation at 1.8 V. This eliminates the need for external level shifters when interfacing with 1.8 V FPGAs or microcontrollers - a key advantage confirmed in the "DIGITAL INPUTS" section of the Rev. A datasheet.
How does the oversampling feature improve performance in the AD4685BCPZ-RL?
The AD4685BCPZ-RL's on-chip oversampling block implements rolling average with configurable OSR up to 8, improving SNR by up to 5.5 dB (from 87.5 dB to 93 dB) and increasing effective resolution to 18 bits when OSR = 8 and RES = 1. This reduces post-processing load on host processors and lowers required SCLK frequency - directly easing timing constraints in resource-constrained embedded systems, as validated in Figure 11 and Table 1 of the datasheet.
What is the operating temperature range for the AD4685BCPZ-RL?
The AD4685BCPZ-RL is rated for operation from −40°C to +125°C, as stated in the General Description and Absolute Maximum Ratings sections of the Rev. A datasheet. This extended temperature range is fully characterized for all key parameters including INL (±1.5 LSB typ), gain error drift (±1 ppm/°C), and reference voltage stability (2.496 V to 2.505 V over temperature), making it suitable for under-hood automotive, industrial motor drives, and outdoor power electronics.
AD4685BCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 500k
- Number of Inputs:
- 4
- Input Type:
- Single Ended
- Data Interface:
- Serial
- Configuration:
- MUX-ADC
- Ratio - S/H:ADC:
- 0:2
- Number of A/D Converters:
- 2
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 3V ~ 3.6V
- Voltage - Supply, Digital:
- 3V ~ 3.6V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 16-LFCSP (3x3)
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
AD4685BCPZ-RL FAQ
1.How can I place an order for AD4685BCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for AD4685BCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD4685BCPZ-RL reliable?
The price and inventory of AD4685BCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD4685BCPZ-RL is usually 5 days.
3.What payment methods are accepted for AD4685BCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD4685BCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD4685BCPZ-RL?
AD4685BCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD4685BCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD4685BCPZ-RL?
For technical support, including AD4685BCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD4685BCPZ-RL requirements.
6.How does Aetrix verify that AD4685BCPZ-RL is sourced from the original manufacturer or authorized distributors?
All AD4685BCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD4685BCPZ-RL meets industry standards.
7.What is the process for return or replacement of AD4685BCPZ-RL?
All AD4685BCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with AD4685BCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD4685BCPZ-RL part is unused and in its original packaging.
Return procedure for AD4685BCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD4685BCPZ-RL Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

