Analog Devices Inc. AD5204BN10
- Part No.:
- AD5204BN10
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
AD5204BN10.pdf
- Description:
- IC DGTL POT 10KOHM 256TAP 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,235
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5204BN10 from Analog Devices is a 4-channel, 256-position digital potentiometer with 10 kΩ end-to-end resistance, SPI-compatible 3-wire serial interface, ±2.7 V dual-supply or +2.7 V to +5.5 V single-supply operation, and midscale power-on reset-used for precision gain/offset adjustment in instrumentation amplifiers and programmable filter tuning.
For engineers reviewing the AD5204BN10 datasheet, AD5204BN10 pinout, AD5204BN10 application, or AD5204BN10 equivalent, key selection considerations include terminal resistance tolerance (±30%), wiper resistance (50–100 Ω), 700 ppm/°C tempco, 721 kHz −3 dB bandwidth (10 kΩ), and guaranteed monotonicity in rheostat mode.
Technical Context
The AD5204BN10 implements four independent, digitally controlled variable resistors using a segmented resistor ladder with CMOS switch matrix. Each channel features its own 8-bit latch updated via an 11-bit serial word (3 address + 8 data bits), decoded by A2–A0 pins to select RDAC 1–4.
It supports both rheostat (A–W or B–W) and potentiometer divider (A–B–W) configurations, with linear transfer functions: RWB(Dx) = (Dx/256) × RAB + RW and VW(Dx) = (Dx/256) × VAB + VB. The PR pin forces all wipers to 0x80 (midscale), and SHDN opens all A terminals while connecting W to B.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | 4 independent, individually addressable RDACs |
| Resolution | 8-bit (256 positions), monotonic per channel |
| Terminal Resistance | 10 kΩ ±30% at 25°C; 700 ppm/°C tempco |
| Supply Range | +2.7 V to +5.5 V single-supply or ±2.7 V dual-supply |
| Interface | 3-wire SPI-compatible (CS, CLK, SDI); SDO enables daisy-chaining |
| Bandwidth | 721 kHz (−3 dB, RAB = 10 kΩ, VDD = 5 V) |
| Wiper Resistance | 50–100 Ω (measured at IW = 1 V/R, VDD = 5 V) |
| Power-On State | Midscale (0x80) preset; PR pin provides hardware reset |
Pinout & Package
AD5204BN10 is packaged in a 24-lead SOIC (Small Outline Integrated Circuit) surface-mount package with 0.3-inch body width and standard JEDEC MS-013 footprint. Pin 1 is located at the top-left corner adjacent to the index mark.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 12 | NC | No internal connection; must be left unconnected |
| 3 | GND | Digital ground reference for logic and supply decoupling |
| 4 | CS | Active-low chip select; rising edge latches serial register contents into target RDAC latch |
| 5 | PR | Active-low preset; forces all four RDACs to 0x80 (midscale) regardless of latch state |
| 6 | VDD | Positive supply input; supports 2.7–5.5 V single-supply or paired with VSS for dual-supply |
| 7 | SHDN | Active-low shutdown; opens all A terminals and connects each W to its B terminal |
| 8 | SDI | Serial data input; MSB-first 11-bit word (3 address + 8 data bits) |
| 9 | CLK | Positive-edge-triggered serial clock; minimum pulse width 20 ns |
| 10 | SDO | Open-drain serial output; requires external pull-up for daisy-chaining |
| 11 | VSS | Negative supply input; supports 0 V or −2.7 V (|VDD| + |VSS| < 5.5 V) |
| 13–15, 16–18, 19–21, 22–24 | B3/W3/A3, B1/W1/A1, A2/W2/B2, A4/W4/B4 | Resistor terminal pairs per channel; A and B define fixed end-to-end resistance; W is wiper contact |
Key Features
| Feature | Design Value |
|---|---|
| Independent channel control | Each of 4 RDACs has dedicated A/W/B terminals and responds only to its assigned 3-bit address (000–011) |
| Hardware midscale reset | PR pin asserts synchronous 0x80 load across all channels-critical for fault recovery and deterministic startup |
| Low-power shutdown mode | SHDN reduces supply current to ≤5 μA while preserving latch settings and isolating A terminals |
| Daisy-chain capability | SDO open-drain output allows cascading multiple AD5204BN10 devices without external decoding logic |
| Temperature-stable divider mode | Voltage output drift reduced to 15 ppm/°C (vs. 700 ppm/°C in rheostat mode) due to ratiometric operation |
| Guaranteed monotonicity | R-DNL ≤ ±0.25 LSB ensures no step reversals-essential for closed-loop control and calibration systems |
Applications
| Instrumentation Gain Calibration | Programmable Filter Tuning |
|---|---|
Use Scenario: Adjusting gain of a precision op-amp-based transimpedance amplifier in a photodiode receiver circuit. IC Role / Device Role / Timing Role: AD5204BN10 acts as digitally programmable feedback resistor (rheostat mode, A–W), replacing manual trimmer for factory and field calibration. Use Value: Enables 256-step gain resolution (e.g., 0.1 dB/step), eliminates mechanical wear, and supports remote recalibration via SPI without hardware modification. | Use Scenario: Setting cutoff frequency of a second-order active low-pass filter in medical sensor signal conditioning. IC Role / Device Role / Timing Role: AD5204BN10 serves as programmable resistance in RC time constant network (potentiometer divider mode, A–B–W), controlling filter pole location. Use Value: Achieves stable 15 ppm/°C temperature drift in cutoff frequency vs. >100 ppm/°C with discrete resistors, enabling Class I medical device compliance. |
| Line Impedance Matching | Offset Voltage Adjustment |
Use Scenario: Dynamically matching termination impedance on a high-speed analog video line (e.g., CVBS) to minimize reflections. IC Role / Device Role / Timing Role: AD5204BN10 operates in rheostat mode (B–W) as adjustable series termination resistor between driver and coaxial cable. Use Value: Compensates for PCB trace length variation and connector aging; 10 kΩ range covers 50–75 Ω standards with <1% setting error at midscale. | Use Scenario: Nulling input offset voltage in a rail-to-rail instrumentation amplifier used in strain gauge bridge readout. IC Role / Device Role / Timing Role: AD5204BN10 functions as programmable voltage divider (A–B–W) injecting precise correction voltage into amplifier's offset null pin. Use Value: Delivers 0–5 V adjustment range with 19.5 mV/LSB resolution, enabling sub-10 μV offset trimming accuracy after thermal stabilization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | TSSOP-24 package (vs. SOIC-24); identical electrical specs and pinout | Higher board density; lower thermal resistance (θJA = 82.76°C/W vs. 95°C/W for SOIC) | Select AD5204BRUZ10 when space-constrained layouts or improved thermal performance are required. |
| AD5206BRUZ10 | 6-channel version (vs. 4-channel); same 10 kΩ resistance, SPI interface, and SOIC/TSSOP packaging options | Supports more complex multi-parameter calibration (e.g., simultaneous gain/offset/phase tuning) | Choose AD5206BRUZ10 when system architecture requires ≥5 independently adjustable resistances in one package. |
Compared with AD5204BN10, AD5204BRUZ10 offers identical functionality in a smaller TSSOP package for space-critical designs, while AD5206BRUZ10 expands channel count to six-enabling consolidation of multiple AD5204BN10s but requiring revised firmware addressing for the extra two channels.
Availability
AD5204BN10 is available at Aetrix Electronics and suitable for instrumentation calibration, programmable filter design, line impedance matching, and offset voltage adjustment requiring stable component supply across industrial temperature ranges (−40°C to +85°C).
Supply support for AD5204BN10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The AD5204BN10 belongs to Analog Devices' precision digital potentiometer product line, engineered specifically for replacing mechanical trimmers in automated test equipment, medical instrumentation, and industrial process control where repeatable, non-volatile, and temperature-stable resistance adjustment is required.
FAQ
What is the terminal resistance tolerance and temperature coefficient of the AD5204BN10?
The AD5204BN10 has a nominal terminal resistance of 10 kΩ with a tolerance of ±30% at 25°C and a temperature coefficient of 700 ppm/°C. This means resistance changes by 700 parts per million per degree Celsius-equivalent to ±0.7 Ω/°C for a 10 kΩ part. These values are specified in the Electrical Characteristics table of the Rev. G datasheet under "Nominal Resistor Tolerance" and "Resistance Temperature Coefficient."
Does the AD5204BN10 support dual-supply operation, and what are the voltage limits?
Yes, the AD5204BN10 supports dual-supply operation with VDD and VSS pins. Per the Absolute Maximum Ratings table, the maximum |VDD| + |VSS| sum is 5.5 V, and individual supplies may range from ±2.3 V to ±2.7 V. Valid configurations include VDD = +2.7 V and VSS = −2.7 V, or VDD = +3.0 V and VSS = −2.5 V. Operation outside these bounds risks permanent damage.
How does the PR (Preset) pin function on the AD5204BN10?
The PR pin on the AD5204BN10 is an active-low hardware reset that forces all four RDAC channels to the midscale code (0x80) regardless of their current latch state. When asserted, it overrides serial programming and ensures deterministic startup behavior-critical for safety-critical or fault-recovery systems. The PR pin operates asynchronously and does not require clocking; its timing is defined in the Reset Pulse Width parameter (tRS ≥ 90 ns).
Can the AD5204BN10 be used in daisy-chain configuration, and what is required?
Yes, the AD5204BN10 supports daisy-chaining via its open-drain SDO pin. To implement this, connect the SDO of one AD5204BN10 to the SDI of the next, using a pull-up resistor (typically 1–10 kΩ) to a logic-compatible voltage (e.g., 3.3 V or 5 V). The CS line must remain low until all 11-bit words for every device are fully shifted in-e.g., 22 bits for two AD5204BN10s-to ensure correct address/data alignment.
What is the maximum bandwidth achievable with the AD5204BN10 in rheostat mode?
The AD5204BN10 achieves a −3 dB bandwidth of 721 kHz in rheostat mode when configured with 10 kΩ end-to-end resistance and operated at VDD = 5 V. This value is measured with VA = 5 V, VB = 0 V, and is specified in Table 1 under "Bandwidth −3 dB" (BW_10K). Bandwidth decreases to 137 kHz and 69 kHz for 50 kΩ and 100 kΩ versions respectively, confirming the inverse relationship with resistance value.
AD5204BN10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V, ±2.3V ~ 2.7V
- Features:
- Cascade Pin, Selectable Address
- Tolerance:
- ±30%
- Temperature Coefficient (Typ):
- 700ppm/°C
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-PDIP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 50
AD5204BN10 FAQ
1.How can I place an order for AD5204BN10 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5204BN10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5204BN10 reliable?
The price and inventory of AD5204BN10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5204BN10 is usually 5 days.
3.What payment methods are accepted for AD5204BN10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5204BN10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5204BN10?
AD5204BN10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5204BN10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5204BN10?
For technical support, including AD5204BN10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5204BN10 requirements.
6.How does Aetrix verify that AD5204BN10 is sourced from the original manufacturer or authorized distributors?
All AD5204BN10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5204BN10 meets industry standards.
7.What is the process for return or replacement of AD5204BN10?
All AD5204BN10 units undergo pre-shipment inspection (PSI). If there is an issue with AD5204BN10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5204BN10 part is unused and in its original packaging.
Return procedure for AD5204BN10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5204BN10 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

