My Inquiry
My Account
Analog Devices Inc. AD5233BRUZ50
- Part No.:
- AD5233BRUZ50
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD5233BRUZ50.pdf
- Description:
- IC DGTL POT 50KOHM 64TAP 24TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,964
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5233BRUZ50 from Analog Devices is a quad-channel, nonvolatile digital potentiometer with 64-position resolution, 50 kΩ terminal resistance, SPI interface, and EEMEM-based power-on wiper restore. It replaces mechanical potentiometers in precision gain/offset adjustment, programmable filters, and sensor calibration circuits operating from −40°C to +85°C.
For engineers reviewing the AD5233BRUZ50 datasheet, AD5233BRUZ50 pinout, AD5233BRUZ50 application, or AD5233BRUZ50 equivalent, this page delivers verified specifications, validated pin functions, confirmed quad-channel operation, real-world use cases for instrumentation and programmable analog signal paths, and two technically documented alternative parts.
Technical Context
The AD5233BRUZ50 implements four independent RDAC channels, each with a 6-bit scratchpad register and dedicated EEMEM storage. Its SPI interface supports CPHA=0/1 and CPOL=0/1 modes, enabling daisy-chain configuration and readback of wiper settings or user EEMEM data.
Each channel operates in rheostat or potentiometer divider mode with monotonic 64-step adjustment, ±0.1 LSB typical DNL/INL, and 140 μs typical EEMEM restore time at power-up. Terminal voltage range spans VSS to VDD (−2.5 V to +2.5 V dual supply or 2.7 V to 5.5 V single supply), supporting bipolar signal conditioning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Quad independent RDACs with separate A/W/B terminals per channel |
| Resolution | 6-bit (64 positions), enabling precise 1.56% step resolution across full scale |
| Terminal Resistance | 50 kΩ nominal, defining maximum end-to-end resistance and current-handling limits (±2 mA continuous) |
| EEMEM Retention | 100-year data retention at 55°C junction temperature, ensuring long-term calibration stability |
| Interface | SPI-compatible serial interface with SDO readback, CS/CLK/SDI/PR/WR pins, and RDY status indicator |
| Supply Range | 2.7 V to 5.5 V single supply or ±2.5 V dual supply, supporting rail-to-rail analog signal swing |
| Temperature Range | −40°C to +85°C extended industrial range, qualified for embedded instrumentation environments |
Pinout & Package
AD5233BRUZ50 is housed in a thin 24-lead TSSOP package (4.4 mm × 7.8 mm, 0.65 mm pitch) with exposed pad for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| O1 | Nonvolatile digital output 1 | Configurable logic output (D0 bit, default high); retains state through power cycles |
| CLK | SPI clock input | Positive-edge-triggered serial clock; synchronizes SDI data loading and SDO readback timing |
| SDI | SPI data input | MSB-first serial command/data input for RDAC programming, EEMEM store/restore, and control instructions |
| SDO | SPI data output | Readback-capable serial output for wiper values or EEMEM contents; requires external pull-up (1–10 kΩ) |
| GND | Logic ground reference | Primary digital reference plane; distinct from VSS (analog negative supply in dual-mode operation) |
| VSS | Negative supply rail | Connect to 0 V for single supply; sinks up to 40 mA during EEMEM store in dual-supply mode |
| A1–A4 | RDAC terminal A | Fixed end of resistor ladder per channel; defines upper voltage boundary in divider mode |
| W1–W4 | RDAC wiper terminal | Adjustable tap point; resistance between W and A/B changes with 6-bit register value |
| B1–B4 | RDAC terminal B | Fixed end of resistor ladder per channel; defines lower voltage boundary in divider mode |
| WP | Write protect input | Active-low hardware lock preventing unintended EEMEM writes; PR and NOP still functional |
| PR | Preset strobe input | Hardware-initiated EEMEM-to-RDAC reload on rising edge; factory defaults to midscale (0x20) |
| CS | Chip select active low | Enables serial register operation; must be high to complete instruction execution and release SDO |
| RDY | Ready status output | Open-drain active-high flag signaling completion of EEMEM store/restore or PR strobe |
| O2 | Nonvolatile digital output 2 | Configurable logic output (D1 bit, default high); retains state through power cycles |
Key Features
| Feature | Design Value |
|---|---|
| Nonvolatile wiper storage | EEMEM retains wiper settings across power cycles with 100-year data retention at 55°C |
| Quad independent channels | Four isolated RDACs enable simultaneous gain/offset tuning in multi-stage analog signal chains |
| SPI readback capability | SDO supports real-time verification of wiper position or user EEMEM content without external measurement |
| Logarithmic taper control | ±6 dB/step increment/decrement commands simplify audio-level or sensor-response scaling |
| Hardware preset (PR) function | Asynchronous PR pin allows immediate EEMEM reload without software intervention or SPI overhead |
| User EEMEM space | 11 bytes of extra nonvolatile memory for storing calibration coefficients, system IDs, or lookup tables |
Applications
| Instrumentation Gain Control | Sensor Calibration |
|---|---|
Use Scenario: Precision DC-coupled gain adjustment in industrial process transmitters using op-amp feedback networks. IC Role / Device Role / Timing Role: AD5233BRUZ50 acts as digitally programmable feedback resistor in noninverting amplifier topology, replacing manual trim pots. Use Value: Enables field-updatable calibration without hardware modification; 64-step resolution supports ≤1.5% gain accuracy over 0–10 V output range. |
Use Scenario: Linearization and offset compensation for RTD or thermistor-based temperature sensors in HVAC controllers. IC Role / Device Role / Timing Role: AD5233BRUZ50 configures programmable voltage divider to adjust sensor bridge excitation and reference voltage simultaneously. Use Value: Eliminates manual potentiometer drift; nonvolatile storage preserves calibrated values across power loss and thermal cycling. |
| Programmable Low-Pass Filter | Programmable Power Supply |
Use Scenario: Adjustable cutoff frequency in second-order active filter for anti-aliasing in data acquisition front-ends. IC Role / Device Role / Timing Role: AD5233BRUZ50 sets RC time constant in Sallen-Key topology by varying feedback resistor value per channel. Use Value: Supports dynamic bandwidth adaptation; 64-step resolution yields 0.5–10 kHz tunable fc with <±0.5% monotonicity error. |
Use Scenario: Digitally adjustable output voltage in lab-grade bench power supplies with remote setpoint control. IC Role / Device Role / Timing Role: AD5233BRUZ50 programs DAC reference voltage or feedback divider ratio in switching regulator feedback loop. Use Value: Enables software-defined voltage steps (e.g., 10 mV increments) with EEMEM persistence for repeatable output recall. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5231BRUZ50 | Single-channel version; identical 50 kΩ resistance, 64-step resolution, and EEMEM architecture but no O1/O2 outputs | Lacks quad-channel independence and nonvolatile digital outputs; suitable only for single-adjustment nodes | Select when space or cost constraints eliminate need for multiple simultaneous adjustments |
| MCP42050-I/SL | Quad-channel, 50 kΩ, SPI interface, but volatile-only memory (no EEMEM); requires external MCU to reload wiper at startup | No power-on restore; demands firmware initialization sequence and external storage for calibration data | Choose where system-level control guarantees wiper reload and long-term nonvolatility is not required |
Compared with AD5233BRUZ50, AD5231BRUZ50 reduces channel count and I/O flexibility while retaining core nonvolatile functionality, whereas MCP42050-I/SL trades EEMEM persistence for lower cost and simpler interface timing-both require design trade-offs in autonomy, reliability, and firmware dependency.
Availability
AD5233BRUZ50 is available at Aetrix Electronics and suitable for instrumentation gain control, sensor calibration, programmable filtering, and programmable power supply designs requiring stable component supply, long-term calibration retention, and quad-channel digital adjustment.
Supply support for AD5233BRUZ50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The AD5233BRUZ50 belongs to Analog Devices' precision digital potentiometer product line, engineered for high-reliability analog signal conditioning in environments demanding nonvolatile calibration, wide temperature operation, and robust SPI programmability.
FAQ
What is the terminal resistance tolerance of the AD5233BRUZ50?
The AD5233BRUZ50 has a nominal terminal resistance of 50 kΩ with a tolerance of −40% to +20% across temperature and code. This variation affects absolute gain/attenuation accuracy but does not impact relative step linearity, which remains monotonic with ±0.1 LSB typical DNL. The AD5233BRUZ50 datasheet specifies this tolerance under conditions where D = 0x3F (full-scale code) and TA = −40°C to +85°C.
Does the AD5233BRUZ50 support dual-supply operation?
Yes, the AD5233BRUZ50 supports true dual-supply operation from ±2.5 V to ±2.75 V, enabling bipolar analog signal adjustment with VA, VB, and VW referenced to VSS (−2.5 V) and VDD (+2.5 V). This allows ground-referenced AC signals and eliminates level-shifting requirements in op-amp circuits. The AD5233BRUZ50 maintains full 64-step resolution and EEMEM functionality under dual-supply conditions.
How long does it take to restore wiper settings from EEMEM at power-up?
The AD5233BRUZ50 performs automatic EEMEM-to-RDAC restore at power-on with a typical time of 140 μs for the 50 kΩ version. This value is measured from VDD crossing the valid operating threshold to stable wiper voltage at VW. The AD5233BRUZ50 guarantees monotonic behavior during restore, and the RDY pin remains low until the process completes, providing hardware synchronization for downstream circuitry.
Can the AD5233BRUZ50 be used in rheostat mode?
Yes, the AD5233BRUZ50 supports rheostat mode by connecting either Terminal A or Terminal B to a fixed potential (e.g., GND or VDD) and using Terminal W and the remaining terminal as a two-terminal variable resistor. In this configuration, the AD5233BRUZ50 maintains ±0.1 LSB typical R-DNL and 600 ppm/°C resistance temperature coefficient, making it suitable for precision current-setting and impedance matching applications.
What is the purpose of the O1 and O2 pins on the AD5233BRUZ50?
The O1 and O2 pins on the AD5233BRUZ50 are nonvolatile digital outputs-O1 corresponds to bit D0 and O2 to bit D1 of the 11-byte user EEMEM space. They retain their logic state (default high) across power cycles and can be programmed via SPI to drive LEDs, enable/disable auxiliary circuitry, or encode system identification. Unlike general-purpose GPIO, O1/O2 are directly mapped to persistent memory and require no runtime initialization.
AD5233BRUZ50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 4
- Number of Taps:
- 64
- Resistance (Ohms):
- 50k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V, ±2.5V ~ 2.75V
- Features:
- Cascade Pin
- Tolerance:
- -40%, +20%
- Temperature Coefficient (Typ):
- 600ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 15
AD5233BRUZ50 FAQ
1.How can I place an order for AD5233BRUZ50 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5233BRUZ50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5233BRUZ50 reliable?
The price and inventory of AD5233BRUZ50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5233BRUZ50 is usually 5 days.
3.What payment methods are accepted for AD5233BRUZ50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5233BRUZ50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5233BRUZ50?
AD5233BRUZ50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5233BRUZ50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5233BRUZ50?
For technical support, including AD5233BRUZ50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5233BRUZ50 requirements.
6.How does Aetrix verify that AD5233BRUZ50 is sourced from the original manufacturer or authorized distributors?
All AD5233BRUZ50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5233BRUZ50 meets industry standards.
7.What is the process for return or replacement of AD5233BRUZ50?
All AD5233BRUZ50 units undergo pre-shipment inspection (PSI). If there is an issue with AD5233BRUZ50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5233BRUZ50 part is unused and in its original packaging.
Return procedure for AD5233BRUZ50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5233BRUZ50 Tags
-
MCP4018T-103E/LT
Microchip Technology
-
MCP4018T-503E/LT
Microchip Technology
-
MCP4011T-103E/SN
Microchip Technology
-
MCP4018T-104E/LT
Microchip Technology
-
MCP4017T-503E/LT
Microchip Technology
-
MCP4018T-502E/LT
Microchip Technology
-
MCP4017T-103E/LT
Microchip Technology
-
MCP4531T-103E/MF
Microchip Technology
-
MCP4021T-202E/SN
Microchip Technology
-
MCP4023T-103E/CH
Microchip Technology
-
MCP4022T-503E/CH
Microchip Technology
-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
