Analog Devices Inc. AD5241BRUZ100
- Part No.:
- AD5241BRUZ100
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Potentiometers
- Package:
- 14-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
AD5241BRUZ100.pdf
- Description:
- IC DGT POT 100KOHM 256TP 14TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:927
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
AD5241BRUZ100 from Analog Devices is a single-channel, I²C-compatible 256-position digital potentiometer with 100 kΩ end-to-end resistance, 30 ppm/°C temperature coefficient, and ±2.7 V dual-supply or 2.7 V to 5.5 V single-supply operation. It functions as an electronically programmable rheostat or voltage divider in precision gain/offset adjustment circuits, replacing mechanical potentiometers in audio volume control and sensor calibration systems.
For engineers reviewing the AD5241BRUZ100 datasheet, AD5241BRUZ100 pinout, AD5241BRUZ100 application, or AD5241BRUZ100 equivalent, key selection considerations include its guaranteed −40°C to +105°C operating range, internal power-on midscale preset, shutdown functionality via SHDN pin or SD bit, and dual programmable logic outputs (O1/O2) for system-level signal coordination without external drivers.
Technical Context
The AD5241BRUZ100 implements a thin-film resistor ladder with 256 discrete tap points, where wiper position is controlled via an I²C interface supporting up to 400 kHz clock frequency and readback capability. Its architecture includes dedicated address pins (AD0/AD1) enabling up to four devices on one bus, and a self-contained shutdown mode that opens Terminal A while shorting Wiper W to Terminal B.
It operates in both rheostat mode (RWB = D/256 × RAB + RW) and potentiometer divider mode (VW = D/256 × VAB + VB), with voltage-divider temperature coefficient reduced to 5 ppm/°C due to ratio-based operation. The device integrates two push-pull logic outputs (O1/O2) driven by large P/N-channel MOSFETs capable of sourcing/sinking ≥1.6 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resistance Value | 100 kΩ nominal end-to-end resistance (RAB), confirmed for AD5241BRUZ100 per part number suffix and datasheet Table 1 |
| Resolution | 8-bit (256 positions), enabling precise 0.39% step resolution across full scale |
| Tempco | 30 ppm/°C (rheostat mode), ensuring stable resistance over −40°C to +105°C industrial range |
| Supply Range | Single supply: 2.7 V to 5.5 V; dual supply: ±2.7 V - supports ac-coupled and bipolar signal paths |
| I²C Interface | Standard-mode compatible (400 kHz max), with address bits AD0/AD1 for multi-device bus configuration |
| Wiper Resistance | 60 Ω to 120 Ω (typical 60 Ω), directly impacting minimum achievable resistance and current handling in zero-scale condition |
| Shutdown Current | ≤0.1 µA at 25°C (Figure 14), enabling ultra-low-power standby states without register loss |
Pinout & Package
AD5241BRUZ100 is housed in a 14-lead TSSOP package (3.0 mm × 4.4 mm, 0.65 mm pitch), optimized for space-constrained PCB layouts while maintaining thermal performance (θJA = 206°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | Resistor Terminal A | High-side terminal of 100 kΩ resistor ladder; open-circuited during shutdown |
| W1 | Wiper Terminal | Programmable tap point; connects to A1 or B1 based on 8-bit code; contributes 60–120 Ω series resistance |
| B1 | Resistor Terminal B | Low-side terminal; internally shorted to W1 during shutdown |
| VDD | Positive Supply | 2.7–5.5 V input; powers logic core and resistor ladder; also used as reference for O1/O2 high output |
| SHDN | Active-Low Shutdown Control | Asynchronous input; forces W1→B1 short and A1 open; preserves RDAC register contents |
| SCL | I²C Clock Input | Accepts 0–400 kHz clock; level-shift tolerant for mixed-voltage systems (e.g., 3.3 V controller ↔ 5 V AD5241BRUZ100) |
| SDA | I²C Data I/O | Open-drain bidirectional line with 3 pF capacitance; supports readback of current wiper setting |
| AD0 / AD1 | I²C Address Bits | Hardwired logic inputs defining 2-bit slave address (01011xx); enable up to four AD5241BRUZ100 on one bus |
| DGND | Digital Ground | Reference for I²C interface and logic outputs; separate from analog ground path |
| VSS | Negative Supply | Required for dual-supply operation (−2.7 V max); tied to DGND for single-supply use |
| O2 / O1 | Programmable Logic Outputs | Push-pull outputs; drive LED indicators, analog switches, or logic gates; default low at power-up |
| NC | No Connect | Pin 13 is unconnected die pad; must remain floating or grounded per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Internal Power-On Preset | Automatically initializes wiper to midscale (code 0x80) at power-up, eliminating undefined startup states in gain/offset circuits |
| Self-Contained Shutdown | Reduces total current to ≤0.1 µA while retaining programmed wiper position - no external latching required |
| Dual Programmable Logic Outputs | O1/O2 provide independent 40 µA source / 1.6 mA sink capability, enabling direct control of peripheral loads without added drivers |
| Ratio-Matched Voltage Divider Mode | 5 ppm/°C tempco in potentiometer configuration leverages resistor matching to minimize drift in precision reference scaling |
| Robust I²C Interface | Supports standard-mode timing, level-shifted operation, and multi-device addressing - simplifies integration into existing microcontroller buses |
Applications
| Audio Volume Control | Sensor Offset Calibration |
|---|---|
Use Scenario: Adjusting analog audio signal amplitude in consumer receivers and professional mixing consoles using digital control. IC Role / Device Role / Timing Role: Functions as a digitally programmable voltage divider between line-in and amplifier input, with I²C updates synchronized to user interface events. Use Value: Eliminates mechanical wear and contact noise; enables remote volume presets and automatic calibration routines via firmware. |
Use Scenario: Compensating for DC offset drift in thermocouple or strain gauge front-end amplifiers across temperature extremes. IC Role / Device Role / Timing Role: Provides fine-tuned, nonvolatile-adjustable bias voltage injection at op-amp summing node during system initialization. Use Value: Achieves <±1 mV offset stability over −40°C to +105°C using 5 ppm/°C divider tempco - outperforming discrete resistor networks. |
| Programmable Gain Amplifier | Line Impedance Matching |
Use Scenario: Setting closed-loop gain in instrumentation-grade transimpedance amplifiers for photodiode current-to-voltage conversion. IC Role / Device Role / Timing Role: Configures feedback resistance (RF) in conjunction with fixed input resistor, updated dynamically during measurement range switching. Use Value: Enables 12 dB/octave gain steps with <0.5 LSB integral nonlinearity, preserving signal integrity in 24-bit data acquisition systems. |
Use Scenario: Dynamically tuning termination resistance in high-speed communication lines (e.g., RS-485, CAN FD stubs) to suppress reflections. IC Role / Device Role / Timing Role: Acts as adjustable rheostat between differential pair and ground, reconfigured via I²C during link training or fault recovery. Use Value: Supports 100 kΩ nominal value with 30 ppm/°C stability - matches telecom impedance standards while accommodating board-level tolerances. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP41HV51-100 | 100 kΩ, SPI interface, 10 V max supply, no dual logic outputs | Lacks I²C compatibility and O1/O2 drive capability; requires SPI host and external level shifters for 5 V systems | Preferred when higher voltage operation (>5.5 V) or deterministic SPI timing is required over I²C flexibility |
| AD5201BRUZ100 | 100 kΩ, 32-position, no I²C, parallel digital interface, no shutdown or logic outputs | Lower resolution (5-bit), no serial bus, no power management features - limited to simple static trimming | Selected only for cost-sensitive, non-reprogrammable trim applications where board space allows wider parallel traces |
Compared with MCP41HV51-100 and AD5201BRUZ100, AD5241BRUZ100 uniquely combines I²C programmability, ultra-low shutdown current, and integrated logic outputs - enabling compact, feature-rich designs without external support components.
Availability
AD5241BRUZ100 is available at Aetrix Electronics and suitable for audio volume control, sensor offset calibration, programmable gain amplification, line impedance matching, and industrial temperature-compensated trimming requiring stable component supply across extended temperature ranges.
Supply support for AD5241BRUZ100 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and communications markets since 1965.
The AD5241BRUZ100 belongs to Analog Devices' precision digital potentiometer product line, engineered for applications demanding low tempco, guaranteed monotonicity, and robust serial interface reliability in harsh environments.
FAQ
What is the maximum operating voltage for AD5241BRUZ100?
The AD5241BRUZ100 supports a single-supply range of 2.7 V to 5.5 V or dual-supply operation from ±2.7 V. Absolute maximum ratings specify VDD to GND ≤ +7 V and VSS to GND ≥ −7 V, but sustained operation beyond 5.5 V or below −2.7 V risks permanent damage per Table 4 in the Rev. F datasheet. For reliable long-term use, stay within the specified supply ranges.
Does AD5241BRUZ100 retain its wiper setting during shutdown?
Yes, AD5241BRUZ100 retains its programmed wiper position during shutdown. When the SHDN pin is asserted (low) or the SD bit is set high in the instruction byte, the internal switch opens Terminal A and shorts Wiper W to Terminal B, but the 8-bit RDAC register contents remain unchanged. Upon exit from shutdown, the stored value is immediately reapplied to the resistor ladder.
Can AD5241BRUZ100 operate with a 3.3 V microcontroller I²C bus?
Yes, AD5241BRUZ100 supports mixed-voltage I²C operation. Its SDA and SCL inputs accept VIH ≥ 0.7 × VDD (min 2.1 V at VDD = 3 V) and VIL ≤ 0.3 × VDD (max 0.6 V), making it fully compatible with 3.3 V controllers even when powered from 5 V. Figure 33 in the datasheet provides a recommended level-shift circuit using N-channel FETs if stricter voltage isolation is needed.
What is the wiper resistance specification for AD5241BRUZ100?
The wiper resistance (RW) for AD5241BRUZ100 is specified as 60 Ω minimum and 120 Ω maximum at 25°C (Table 1). This on-resistance directly adds to the measured RWB or RWA value and limits zero-scale current to ≤20 mA to prevent contact degradation - critical when configuring low-resistance rheostat modes.
How many AD5241BRUZ100 devices can share one I²C bus?
Up to four AD5241BRUZ100 devices can operate on a single I²C bus using unique slave addresses. Pins AD0 and AD1 configure a 2-bit address field (01011xx), yielding four distinct 7-bit addresses (0x2C, 0x2D, 0x2E, 0x2F). Each device responds only when its AD0/AD1 logic state matches the corresponding bits in the transmitted target address byte.
AD5241BRUZ100 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 14-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 256
- Resistance (Ohms):
- 100k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V, ±2.3V ~ 2.7V
- Features:
- Selectable Address
- Tolerance:
- -30%, +50%
- Temperature Coefficient (Typ):
- 30ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 14-TSSOP
- Operating Temperature:
- -40°C ~ 105°C
- Resistance - Wiper (Ohms) (Typ):
- 60
AD5241BRUZ100 FAQ
1.How can I place an order for AD5241BRUZ100 through Aetrix?
Please submit a Request for Quotation (RFQ) for AD5241BRUZ100 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for AD5241BRUZ100 reliable?
The price and inventory of AD5241BRUZ100 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for AD5241BRUZ100 is usually 5 days.
3.What payment methods are accepted for AD5241BRUZ100?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for AD5241BRUZ100 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for AD5241BRUZ100?
AD5241BRUZ100 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your AD5241BRUZ100 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for AD5241BRUZ100?
For technical support, including AD5241BRUZ100 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your AD5241BRUZ100 requirements.
6.How does Aetrix verify that AD5241BRUZ100 is sourced from the original manufacturer or authorized distributors?
All AD5241BRUZ100 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that AD5241BRUZ100 meets industry standards.
7.What is the process for return or replacement of AD5241BRUZ100?
All AD5241BRUZ100 units undergo pre-shipment inspection (PSI). If there is an issue with AD5241BRUZ100, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The AD5241BRUZ100 part is unused and in its original packaging.
Return procedure for AD5241BRUZ100:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
AD5241BRUZ100 Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

